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During the past two decades, Quality of Supply has become a serious problem for Variable Speed 
Drives in the industrial and commercial sectors. Quality of Supply problems can trip Variable Speed 
Drives, which results in loss of production, which is a significant problem in the paper and pulp 
industry. Researchers have proposed that Quality of Supply problems can be minimised in-house, 
using controlled front end rectifiers (boost rectifier), to maintain a regulated DC link voltage in the 
Variable Speed Drive configuration, as most faults are created by a varying supply voltage. 
This thesis extends the work performed on boost rectifiers by investigating the feasibility of replacing 
the classical controllers with a Continual Online Trained Artificial Neural Network current controller. 
The approach adopted in this thesis was to evaluate and extend the work previously performed on 
conventional boost rectifier current controllers and Continual Online Trained Artificial Neural 
Network current controlled inverter, at the University of Natal. During this evaluation, the 
respective controller shortcomings were identified and addressed. Thereafter the Continual Online 
Trained Artificial Neural Network current controller was modified, according to the control 
requirements of the boost rectifier, and used as a replacement for the conventional current controller 
in the boost rectifier system. Finally, the Continual Online Trained Artificial Neural Network current 
controller was evaluated to assess its viability as a current controller for a boost rectifier. 
The concept of implementing the real-time Continual Online Trained Artificial Neural Network 
current controller using aDSP (Digital Signal Processor) was described, along with the main features 
and practica1limitations of existing commercial DSP's. It is shown that at the time of writing of this 
thesis, the commercially available DSP' s are not powerful enough to implement the Continual Online 
Trained Artificial Neural Network current controller. However this thesis also shows that it is 
feasible to implement the real-time controller on the newly released TMS320C67 DSP card. 
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In South Africa most of the Electrical Energy generation stations are situated near coal mines 
located in remote areas in Mpumalanga and Gauteng (in the Johannesburg area), necessitating 
long transmission and distribution power lines for supply to the coastal regions (Durban, Cape 
Town, Richards Bay etc.) [ELECTRON1]. Over the past two decades it has been noted, by 
Eskom (South Africa's Energy Utility) that the long power lines are susceptible to changes from 
tropical weather conditions, run away fires, network switching, harmonic interference and many 
other factors which may cause faults or disturbances on the lines (i.e., Quality of Supply 
problems) [AFRICAN EN1]. 
Initially, poor Quality of supply (QoS) was not classified as a severe problem in industry, because 
there was sufficient spare generating capacity to clear faults without affecting Eskom' s consumers 
[ELEKTRON1]. Unfortunately over the past two decades, South Africa has reached the limit 
of its existing generating capacity, and QoS has become a noticeable and costly problem for the 
industrial and commercial sectors respectively [ELECTRON2]. 
An example is the paper and pulp industry, where a voltage dip may cause paper winders and un-
winders to become unsynchronized causing the paper to tear, resulting in a loss of production. 
This example shows that Variable Speed Drives (VSDs) are susceptible to QoS phenomenon 
[ENSLIN1] such as voltage dips, trips and outages (Fig. 1.1), caused by the faults and 
disturbances on the supply lines [V ANZYL1]. The reason for this is that voltage dips cause the 
VSD's DC link voltage to decrease, thereby reducing the inverter output voltage, hence the motor 
torque (motor torque is proportional to the square of the voltage in certain configurations). The 
voltage and torque reduction affects the control capabilities ofVSDs [NASAR1]. 
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o 0.05 0.1 o 0.05 0.1 
Time [sec] Time [sec] 
Fig. 1.1 Supply voltage dip or outage 
Modern AC Variable Speed Drives (VSDs) utilise power electronic converters to control the flow 
of electrical energy between the source and load with the most commonly used topology being 
the cascaded VSI rectifier-inverter configuration shown in Fig. 1.2. 
Rectifier DC Link 
Inverter 
Fig. 1.2 Voltage-Sourced Inverter 
In the above configuration, the rectifier normally consists of either a six-pulse diode rectifier, or 
a phase controlled thyristor rectifier, both of which cause non-sinusoidal supply currents, resulting 
in harmonic distortion and non-unity power factor operation [CHATHURYI-3], [GREENI], 
[WUI], [HABETLER1], which can create QoS problems upstream for other energy consumers. 
In the above topology voltage dips in the source generally reflect themselves in the VSD, as the 
VSD contains an unregulated DC link voltage, which translates the problem to the motor 
controller [BROD1], as the DC link voltage appears as a gain in the current control loop. There 
are basically three strategies that can be used to overcome the systems dynamic problem, namely: 
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1) place a robust controller at the inverter end of the VSD, or 
2) try to maintain the DC link constant via the use of a controlled boost rectifier, or 
3) use a combination of 1 and 2 . 
The decreasing cost, and increasing controllability of power electronic devices [ELEKTRON3], 
[BOSE1] has to lead the realisation ofa new generation of Voltage-Source Forced-Commutated 
Rectifiers (FCR's) Such FCR's are capable of not only reducing the harmonic distortion and 
power factor problems inherent in the diode and thyristor rectifiers [GREENl-2], but can also be 
used to reduce the effects of QoS. FCR's are controlled using conventional PI and PID 
controllers, which are tuned using classical design methods (such as the pole placement method) 
[CHATHURYI-3] which suggests that the controller will provide the desired control, but only 
in the localised region in which the controller was tuned. This means that the controller can not 
be interchanged from VSD to VSD, without first re-tuning the operating points. Ideally a self-
adapting controller is required, so that a single controller can be used in multiple systems, with 
little or no re-tuninglre-programming. 
In light of this, the School of Electrical Engineering at the University of Natal, proposed the topic 
ofa Continual Online Trained (COT) Artificial Neural Network (ANN) current controlled boost 
rectifier for this thesis, as an extension of previous research performed by Chathury 
[CHATHURYl-3] Wishart [WISHARTl-2] and Burton [BURTON1-3]. The COT ANN was 
chosen, as it would provide a system capable of being applied to a variety of topologies, with little 
or no re-tuning, due to its self commissioning and continual online training properties. 
Furthermore the boost rectifier was chosen for its ability to boost its DC link voltage above the 
rectifiers nominal operating volt ages for limited time periods. This enables the system to achieve 
point 2 listed above, if any QoS problems are experienced. 
The approach adopted in this thesis was to combine, evaluate and extend the work by Chathury 
[CHATHUR Y1-3], and Burton [BUR TONI-2]. During this evaluation, the respective controller 
[BURTONl], [CHA THUR YI] shortcomings were identified and addressed. Thereafter the COT 
ANN current controller was changed, according to the control requirements of the boost rectifier, 
and used as a replacement for the conventional current controller in the boost rectifier system 
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developed by Chathury [CHATHURYl-3]. Finally the COT ANN current controller is 
investigated, to assess its use as a current controller for a boost rectifier. The comparison of the 
conventional and COT ANN current controller will not be covered in this thesis as it is beyond 
the scope of the thesis. 
1.2 Thesis Layout 
The basic outline of this thesis is as follows : 
Chapter 2 
Chapter 2 provides a brief overview of the pertinent theory and results of the work perfonned by 
Chathury [CHATHURYl-3] and Burton [BURTONl-2] on Voltage Source boost rectifier's and 
COT ANN current controllers respectively. Furthennore, it describes the basic structure, inputs 
and outputs that are required by the Conventional current controller and COT ANN current 
controller respectively, for use in the development of the COT ANN current controller for the 
boost rectifier in Chapter 4. 
Chapter 3 
Chapter 3 presents the results of two simulation studies perfonned using the existing COT ANN 
current controlled Voltage-Source Inverter (VSI) fed Squirrel cage induction motor (SCIM) 
model, developed by Burton [BURTONl-2]. The first set of simulations, replicate the 
simulations perfonned by Burton [BURTON1] (in this model the inverter and PWM controller 
are omitted), in Computer-aided Analysis and Simulation of Electrical Drives (CASED), in order 
to become familiar with the new simulation package [CASED 1], [KLEINHANS 1-4]. The second 
set of comprehensive simulation study uses Burton's COT ANN controlled VSI fed SeIM drive 
model, but includes the inverter and PWM switching block in the model, to gain an understanding 
of the nature and fonn of the COT ANN while operating under the non-linear effects of the PWM 
plus the switching of the inverter. The simulations are discussed and analysed to obtain 
familiarity with the COT ANN current controller developed by Burton and to evaluate the 
conditions under which the COT ANN can operate and achieve current convergence (while the 
non-linear characteristics of the inverter are included in the model). 
Introduction 
Chapter 1 Page l.5 
Chapter 4 
In this chapter the structure of the COT ANN current controller developed by Burton 
[BURTONl] is described, along with the changes required, to modify the COT ANN current 
controller to control the boost rectifier, making use of the mathematical model of a boost rectifier 
discussed in Chapter 2. The COT ANN boost rectifier is then simulated to verify its effectiveness 
in controlling a boost rectifier. 
Chapter 5 
This chapter investigates the feasibility of implementing the real-time COT ANN current 
controller using a single processor based DSP. Furthermore, it shows why commercial DSP' s, 
available at the time of writing this thesis, are not powerful enough to implement the COT ANN 
current controller. 
Chapter 6 
The work presented in this thesis is summarised, and further work is proposed. 
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1.3 New Formulations 
This thesis investigates and utilises the work of Wishart, Burton, Chathury, Harashima and 
Pinheiro, performed on conventional current controllers [CHATHURYI-3] for boost rectifiers, 
and on COT ANN current controllers [BURTONI-3], [WISHARTI-2], [PINHEIROI], 
[HARASHIMAI] for inverters, in order to develop COT ANN current controller for a boost 
rectifier. 
New formulations are as follows : 
1) The existing COT ANN current controller for the SCIM drive developed by 
Burton and Wishart is simulated, including all the non-linear effects of the PWM 
and inverter in the model. The COT ANN current controllers inputs and outputs 
are then modified, the controller is tuned to obtain efficient and reliable system 
convergence, up to motor frequencies of 350 Hz. 
2) A COT ANN current controller is then developed for application to a boost 
rectifier. 
1.4 Publications 
During the research period, a number of papers were published. [WORTHMANNI-2] describe 
and analyse the results of the evaluation performed for the COT ANN current controlled SCIM 
drive system developed by Burton, detailing the shortcomings of the practical system. 
[WORTHMANN2] discusses the modification process used to realise the new COT ANN current 
controller for a boost rectifier, and analyses simulation results to demonstrate the transient 
response and tracking capability of the controller. 
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CHAPTER 2 
OVERVIEW OF PREVIOUS WORK 
2.1 Introduction 
The objective of this research, is to investigate the feasibility of using a COT ANN current 
controller in a conventional boost rectifier configuration, as an extension of the research 
performed by Chathury [CHATHURYl-3] and Burton [BURTONl-3]. The approach adopted 
is to first review the research performed by both Chathury [CHATHURYl-3] (on traditional 
current controlled boost rectifiers) and by Burton[BURTONl-2] (on COT ANN current 
controlled inverters), highlighting their respective shortcomings. Thereafter the COT ANN 
controller is used as a direct replacement for the conventional current controller in Chathury's 
system. Finally the COT ANN current controller is tuned for the boost rectifier. 
The research performed by Chathury [CHATHURYl-3] provides an understanding of the boost 
rectifier's structure and its voltage and current control requirements . . Chathury developed a 
microprocessor based voltage and current controller (Fig. 2.1), with the following characteristics: 
a. unity power factor operation, 
b. a constant DC link voltage, and 
c. sinusoidal supply currents. 
The information provided by Chathury on PWM switching techniques, boost rectifiers, and 
current controllers is also reviewed in this chapter. Furthermore, Quality of Supply (QoS) 
problems, and their possible causes are reviewed in this chapter, whereafter conventional rectifier 
structures are reviewed, identitying the non-sinusoidal line current and non-unity power factor 
problems, which generates QoS problems for other electrical users. 
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Fig. 2.1 Conventional controller configuration used to control a 
boost rectifier (Chathury's system) 
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The COT ANN current controller, developed by Burton [BURTONI-2] to control a voltage-
source inverter fed SCIM drive (Fig. 2.2), is then analysed to address and overcome the 
following: 
1) a practical implementation of the COT ANN current controller, at a sampling rate 
of 500 Hz, could not track stator currents of frequencies above 3 Hz, and 
2) the COT ANN current controller simulation. 
The aforementioned research is then extended, to realise an adaptive COT ANN current controller 
for use with boost rectifiers. This is done by replacing the boost rectifier current controller, 
shown in Fig. 2.1, with the COT ANN current controller developed by Burton [BUR TONI-2] 
as shown in Fig. 2.3. It should be noted that in Fig. 2.3 the COT ANN current controller only 
replaces the conventional current controller, and not the voltage controller in Chathury's boost 
rectifier system. In the past a variety of current controllers [CHATHURY1], [GREEN1], 
[PINHEIRO 1], have been investigated for boost rectifier control, but none other than Burton 
[BURTON3-4], have yet considered a COT ANN current controller. 













Fig. 2.2 COT ANN controlled VSI fed SCIM drive (Burton' s system) 
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Fig. 2.3 Proposed boost rectifier control loops (Candidates system) 
The next section presents literature on QoS problems, where emphasis is placed on non-sinusoidal 
line currents, voltage distortion and non-unity power factor. 
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2.2 Quality of Supply 
When the supply volt ages and currents become distorted (or non-sinusoidal) [ELEKTRON2], 
inefficient operation and malfunctioning of the electrical equipment can result. For example, 
induction machines exhibit reduced efficiencies and computer and relaying systems may be prone 
to errors when fed with distorted supply voltages [CHATHURY2]. 
In order to address the problem of AC supply voltage distortions, it is necessary to identify the 
origin of the distortion. In the simplified network shown in Fig. 2.4; voltage Us is an idealised 
voltage source, and Zs represents the total impedance of the generator, supply cabling and supply 
transformers [ELEKTRONl], [CHATHURYl]. 
Fig. 2.4 Simplified power network [CHATHURYl] 
The Common bus voltage is dependent on the supply current, I., and can be calculated as the 
difference between UI and the voltage drop across Za. It thus makes sense that if the total current 
la drawn by different loads is non-sinusoidal, the voltage at the common bus will be distorted 
[CHATHURY2]. According to Chathury, these loads which draw non-sinusoidal currents need 
to be investigated and improved in order to draw sinusoidal currents [CHATHURYl-2]. 
The next section discusses power electronic equipment, and their contribution to the AC supply 
voltage distortion problem in power networks. 
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2.3 Conventional Rectifiers and their Shortcomings 
2.3.1 Phase-controlled Thyristor Rectifier 
Three-phase phase-controlled thyristor rectifiers are extensively used in a variety of applications 
in industry [ELEKTRON2], [CHATHURY2]. A basic three-phase phase-controlled thyristor 
rectifier connected to a DC motor load is shown in Fig. 2.5. 
T2 
Fig. 2.5 Three-phase thyristor rectifier 
The input phase volt ages are given in Eq. (2.1), assuming that the armature inductance of the DC 
motor is large enough to make the armature ripple current negligible [CHATHURYl], [SAYl]. 
Usa = flu 1 sin(OJt) 
r;; 2re 
Usb = ....;2Ul sin(OJt - 3) 
r;; 2re 
Use = ....; 2U 1 sine OJt + 3) 
(2.1) 




Udc = cos(a) 
re (2.2) 
is the RMS phase voltage 
is the firing angle, where et is varied from 0 to [180 0 - 0] (0 is the angle 
required for the commutation of the thyristors) to vary the output voltage. 
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However, as the firing angle is varied, a phase shift is generated between the current and the 
voltage (current willlag the voltage), resulting in a displacement factor cos(a). This causes the 
overall power factor to reduce with an increase in the firing angle [N ASAR 1]. 
In Fig 2.6 Chathury shows that there is a phase displacement between the line current isa and the 
phase voltage usa [CHATHURYl] when a firing angle ofa = 15 0 is used. Furthermore, it shows 
the non-sinusoidal nature of the line current. 


















Fig. 2.6 Typical phase A operating voltage and 
current at a = 15 0 [CHA TmJR Y 1] (pp 1.7) 
Therefore it can be deduced that the phase controlled rectifier contributes to poor power factor 
and voltage distortion problems, since it draws non-sinusoidal line currents, which lag the voltage. 
2.3.2 Three-phase diode rectifier 
The three-phase diode rectifier (as shown in Fig. 2.7) provides a fixed DC output voltage, which 
cannot be varied, because the displacement factor remains at unity at all times due to the fixed 
firing angle. With a diode rectifier, the level of harmonic distortion in the line currents are similar 
to those of the thyristor rectifier with a = o. 
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Fig.2.7 Three-phase diode rectifier [CHATHURYl] 
When these rectifiers are faced with QoS problems (any transient voltage or current faults), they 
generally have a dip in DC link voltage, which affects the load. In the rectifier/inverter topology, 
voltage dips and transients in the source generally reflect themselves in the Variable Speed Drive 
(VSD), because the VSD contains an unregulated DC link voltage. This in turn translates the 
problem to the motor controller [BROD 1], as the DC link voltage appears as a gain factor in the 
current control loop. Ideally a system is needed that can keep the DC link voltage constant 
throughout a dip, thus the suggestion of using a boost rectifier. 
The next section summarises research [WU2] , [OOIl-2], [CHATHURYl-2] performed to 
address the dynamic performance and shortcomings of these rectifiers. 
2.4 Improved Rectifier Topologies and Control Schemes 
It is found that the field of rectifier control has been well researched and that a number of schemes 
presently exist, realising rectifiers with near sinusoidal line currents at unity power factor 
[CHATHURYI-2]. Chathury, in Chapter 1 pp l.9 - l.14, reviewed a number of advanced 
converter topologies and switching schemes [CHATHURYI]. This section briefly summarises 
these new topologies and their switching schemes. 
The operating principles of the inverter in the variable frequency AC drive (discussed briefly in 
Chapter I) during a reversal in the direction of power flow through the inverter, could be applied 
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to realise a PWM-switched rectifier coupling afixed frequency AC supply to an electrical load 
[WU2], [0011-2], [DIXON2], [BOSE2]. Using the correct control, the above mentioned 
rectifier can be made bidirectional, with unity power factor, and sinusoidal line currents. Many 
unity power factor rectifiers have been realised, with sinusoidal line current bidirectional, which 
are similar in topology and PWM operation to the inverters used in variable frequency drives. 
These rectifier control algorithms are modified to meet the different performance requirements 
and characteristics of the new topologies [CHATHURYl-2]; for example in a rectifier the DC 
voltage is a controlled quantity whereas in the inverter it is fixed. 
The above research has identified two categories of rectifiers, namely the voltage-source rectifier 
and the current-source rectifier, also known as boost and buck rectifiers respectively. Voltage-
source rectifiers have a filter capacitor on the DC side and filter inductors on the AC side (which 
provides the voltage boost characteristic); while the current-source rectifiers have an inductor on 
the DC side and filter capacitors on the AC side [ZARGARIl], [GREEN3]. 
These rectifiers are then controlled according to an appropriate control algorithm, using three-
phase PWM switching to control the rectifiers AC line currents [BISW AS 1]. Chathury showed 
that the PWM schemes belong to one of two categories, the Direct Current Control (DCC) and 
the Indirect Current Control (ICC) PWM schemes. Typical examples of both these PWM 
schemes are briefly described in this section. 
Green [GREENl], Dixon [DIXONl] and Ooi [0011] discussed the control of voltage-source 
rectifiers using a Direct Current Control PWM scheme known as Hysteresis Current Control 
(HCe). In this control scheme, the switching devices are controlled so that the AC line currents 
are forced to track sinusoidal reference waveforms generated, in phase with the supply voltages, 
by the control circuitry. Furthermore, hysteresis bands get imposed around the current reference 
signals in order to limit the switching frequency of the switching devices [DIXONI]. The 
difficulties associated with this circuit, is that the random switching of the switching devices, 
makes it difficult to design protection circuitry for the system. Furthermore, the infinite gain of 
the hysteresis comparators cause the HCC to have an un-acceptable fault tolerance [DIXONl]. 
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Dixon [DIXON3] presents a three-phase voltage-source rectifier switched using a ICC PWM 
scheme known as Sinusoidal Pulse-width Modulation (SPWM) [BOYS 1]. In this topology the 
AC line currents are controlled by controlling the magnitude and phase of the voltages across the 
three line inductances, which are part of the rectifier topology. The magnitude and phase of the 
PWM control voltages are controlled, to vary the voltage drop across the line inductors, in order 
to control the rectifiers AC line current. Chathury stated that the advantage of the SPWM 
scheme over the HCC scheme is the fixed switching frequency, although this is obtained at the 
expense of poorer dynamic performance and a lower degree of robustness [CHATHURY2] . 
The third harmonic injection PWM scheme is a modification of the sinusoidal PWM scheme, 
where third harmonics are added to the modulating signals, to make them appear flat-topped 
[BOOST 1 l This provides a greater degree of controllability of the rectifiers line current. These 
circuits may be either naturally or regularly sampled [BOWESl], [CHATHURYl]. 
A further widely used PWM method is Space Vector Modulation (SVM), which is used to 
control force-commutated voltage-source rectifiers. The SVM scheme uses concepts developed 
by Broeck [BROECK 1], where the space vector is a mathematical quantity describing the phase 
voltage or current waveform. The voltage space vector used to describe the three-phase voltage-
source converter input PWM voltages is discrete in nature because of the switch-mode operation 
of the rectifier. The space vector modulation technique involves creating a reference voltage 
vector for the rectifiers input voltages and generating it by switching between its immediately 
adjacent (realisable voltage vectors) and the two zero voltage vectors so that optimal harmonic 
performance is achieved [CHATHURYll 
The final control method is pre-programmed PWM which pre-calculates the switching instants 
using numerical techniques to solve sets of equations defined according to the rectifier's 
performance criteria, in order to optirnise either efficiency, total harmonic current distortion or 
selective harmonic elimination. These calculated switching instants are stored in lookup tables 
for different values of the fundamental converter input voltage [BOWESl], and used to control 
the rectifier. 
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Rectifier control schemes that use pre-programmed PWM schemes often require low switching 
frequencies and are characterised by good steady-state, but poor dynamic performance. 
In summary, Chathury showed that two types of rectifier schemes may be employed, namely the 
voltage-source and current-source converter [CHATHURY1]. In these schemes a PWM 
switching technique is used to control the magnitude and frequency spectrum of the AC line 
currents according to a control algorithm, using a mathematical model of the power conversion 
system. However, the most commonly used technique is indirect current control. In this 
technique, the AC line currents are controlled by controlling the voltage drops across inductors 
placed on the AC side of the converter. The actual control is achieved by using PWM volt ages 
of variable magnitude and phase produced at the input of the converter [CHATHURY2], 
[DIXON3]. 
Chathury [CHATHURYl-2] chose to use the voltage-source rectifier (referred to as a boost 
rectifier from hereon) as the most appropriate topology since it allowed for bidirectional power 
flow, and provided a regulated DC output voltage with sinusoidal line currents at unity power 
factor. Furthermore, Chathury used a regularly-sampled third-harmonic injected PWM technique 
to control the boost rectifier [CHATHURY1], [DIXON3], [BOOST1]. 
The structure of the controller designed by Chathury is similar to that presented by Kolar 
[KOLARl]. 
As mentioned in the introduction, this thesis extends the research performed by Chathury 
[CHA THUR Yl-3]. Thus the structure of the boost rectifier, and the linearised current controller 
developed by Chathury [CHA THUR Yl, 3] is discussed in the next section. This structure is then 
used in subsequent Chapters for the modification of the inputs, outputs and sign conventions of 
the existing COT ANN current controller [BURTONl-2] for use with the boost rectifier. 
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2.5 Chathury's Conventional Boost Rectifier Controller 
This section presents the mathematical model ofthe boost rectifier developed by Chathury, to gain 
an understanding of its structure, sign conventions, and the controller design process 
[CHATHURY1]. This was done to allow Burton's COT ANN to be modified for the boost 
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Fig. 2.8 Boost rectifier configuration 
Ro 
A mathematical model of a boost rectifier is derived by setting equations (APPENDIX A) to 
represent the AC side dynamics of the boost rectifier, and equating the instantaneous AC power 
into the boost rectifier to the instantaneous DC output power in the d, q reference frame 
(synchronous reference frame) [CHATHURY1l These dynamic representative expressions are 
provided in Eq. (2.3). 
disd 
Uud = Usd - Ls. dt - Rs. i sd + (j). Ls. isq 
disq . . 
Uuq = Usq - Ls. dt - Rs. lsq - (j) . Ls.lsd 
where: R, is the incoming line resistance (Fig. 2.8), 
L, is the incoming line inductance (Fig. 2.8), 
UJ is the line frequency in radians per second, 
(2.3) 
Uud, Uuq are the instantaneous d and q axis voltages at the converter input respectively, and 
Usd, Usq are the instantaneous d and q axis supply voltages respectively. 
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The expression for the power balance is shown in Eq. (2.4) . 
AC input Power = DC output Power 
3 . 1 d(isi +isq2 ) . 2 . 2 . 1 dUd/ Ude 
-(Usd.lsd - -. Is. d - (Isd + Isq ).Rs+ Usq .lsq) = -2 ·C. -d +-R 
2 2 t t a (2.4) 
Chathury then linearised the dynamic power balance equation about the operating point 
(APPENDIX A), to enable the design of the DC voltage regulator [CHATHURY1]. The new 
linearised power balance equation is given as: 
3 ( . (. .2 .2) 1 d(2Msdsdo+ M2sd+ I1Psq)) "2 Usdol::,.lsd- 26.lsdsdo+ 111 sd+ 111 sq Rs-"2 Ls dt 
1 d(2I1udcUdco+ I1U2dc) 2A UdcUdco + AU2dc 
=-C +------
2 dt Ra 
(2.5) 
The mathematical model, shown by Eq. (2.5), is then used to develop the necessary control 
structure for the boost rectifier, so that a block diagram may be realised for the boost rectifier 
controller as shown in Fig. 2.9 [CHATHURYl, 3]. 
Control of the AC line currents is achieved according to the ICC method by controlling U UJ1I U ub> 
and Uue in Fig. 2.9. In d-q coordinates, this implies that isdand isq are regulated by controlling 
Uud and uUI{ Closed loop current controllers set up reference values Uud * and uuq *, for the d and 
q axis components of the fundamental component of the desired rectifier voltage space vector 
flu *. uud* and Uuq * are then transformed into the a-p reference frame (this is required for the 
PWM ASIC [HANNING 1]) to yield uu/ and Uua *, the ap components of flu *. These signals are 
then normalised and applied to the pulse-width modulator. The pulse-width modulator then 
switches the rectifier according to the third-harmonic injected PWM technique discussed in the 
previous section, to ensure that Uud = uu/ and uuq = uuq * so that isd and isq are regulated to their 
reference values [CHATHURY1]. 
Overview of Previous Work 
Chapter 2 Page 2.13 
~ 
<01 ~I OH :::l :::l :::l :~ .... ~,-------- -+ -'------------------- -.........--- -------
lX 
~ca ~\,.,/ )I'gi 1 1.1 I I ~ et! 1 
Ci..l 















.c ~I~~ .i!~1 (1)1 w I Q. =»i .~ .~ .~ 
L.. 
CU 











Fig. 2.9 Chathury's boost rectifier current and voltage controller [CHATHURY1] 
In Fig. 2.9 
Gc represents the transfer function of the voltage controller, and 
Rd(s), and Rq(s) are the transfer functions of the d and q current controllers respectively. 
Overview of Previous Work 
Chapter 2 Page 2.14 
Chathury [CHATHURY1,3] showed that this structure could control the boost rectifier, in the 
motoring mode of operation, but had a shortcoming, in that the controller was designed about a 
specific operating point. This implies that the controller may only be able to operate correctly 
in a limited range of system variations (i.e. impedance changes and voltage dips) . 
It was thus proposed to use the above mentioned control structure to modify the structure, inputs, 
outputs and sign conventions of the COT ANN current controller developed by Burton 
[BURTONl-2]. The modified COT ANN would then be used to replace the current controller 
in Fig. 2.9, in order to obtain a controller which is stable [MORSEl] under all operating 
conditions. 
The next section provides an overview of the structure of the COT ANN current controller 
developed during earlier research by Burton [BURTONl -2]. 
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2.6 COT ANN Based IM Current Controller 
Previous research investigated the use of a back-propagated COT ANN current controller on the 
inverter side of a SCIM Variable Speed drive [BURTONl-2], [WISHARTl-2], [BUHL1] as 
shown in Fig. 2.2, to obtain IM current control. Burton [BURTON1] investigated the practical 
implementation of an identification and control method that exploits the inherent self learning 
capability of ANNs to infer an intelligent, adaptive, nonlinear control strategy. This strategy is 
self commissioning and adaptive and thus does not rely on any specific prior or continually 
updated knowledge of machine parameters [BURTON2] [NARENDRA2]. 
The next section briefly describes the principles used to tune and train a COT ANN. 
2.6.1 The Basic Principles of System Identification using ANNs 
Burton stated that a three layer ANN, with sufficient hidden neurons, can learn to approximate 
any continuous vector mapping function to an arbitrary degree of accuracy over a given range 
[BURTONl-2]. This is the basic property of ANNs that is exploited for system identification. 
Vector Function Approximation 
The objective is to supply the ANN with input values ~(k) and the resulting output values y(k) 
from the function to which has to be identified by the ANN. The ANN uses this information to 
modify its weight states, using the backpropagation algorithm, until the feed forward function f'(.) 
approximates the function to the desired level. The function to may be identified by either 
omine batch, omine recursive or continual online training techniques. 
Omine Batch Training 
A representative set of ~ and y values for function f(.) are constructed over a predetermined range 
(set of~ values) for training purposes. The data is arranged into pairs and presented to the ANN, 
until the desired accuracy of identification is achieved. The training is said to be convergent once 
the approximation error drops below a predefined minimum or ceases to decrease after a number 
of training periods. Once convergence is achieved, the ANN is used exclusively in the 
feedforward mode to replace the function f(.) or to perform some other purpose. 
Overview of Previous Work 
Chapter 2 Page 2.16 
Omine Recursive Training 
In this technique, the training data is obtained by taking samples ofthe desired functions input and 
output values. Special input ranges are chosen, so that the ANN has adequate data on the 
function to learn the function over the whole range of interest. This training technique is usually 
used where it is difficult to generate a batch of data to adequately represent the function in the 
required range. Recursive training is normally used in situations where it is difficult to generate 
a batch of data that adequately represents the function or system to be identified. 
Continual Online training 
Continual online training is performed using a series of data samples from the function under 
normal operating conditions. This data does not provide a clear representation of the system 
over the entire range of operation, but it does provide sufficient information for adaptive 
identification of the time varying system by means of either an adaptive global or local minimum 
[BURTON1]. 
The next section summarises the Narmax model of the induction motor developed by Burton 
[BURTONl-2] and Wishart [WISHARTl-2]. It also provides a summary of the derivation of 
the COT ANN based current control law from Burton. 
2.6.2 Burton's adaptive current control law 
Wishart [WISHARTl-2] derived the stator current control law which can be applied from a 
knowledge of the outputs of the discrete time NARMAX (Nonlinear Auto-regressive Moving 
Average with eXogenous inputs) model (also derived by [WISHARTID of the electrodynamics 
of an induction motor. Wishart showed that the time discrete NARMAX model of an induction 
motors electrodynamics (in the stationary axis, or up reference frame), is expressed by Eq. (2.6) 
or in simplified form by Eq. (2.7) [WISHART1]. 
where: i(k) 
i(k) = f:t<k-1)(i(k-l), i(k-2), w(k-l), w(k-2), y(k-2)) + cvCk-l)y(k-l) (2.6) 
[WISHARTl] 
is the per unit value of the up stator current vector [ia1ipf at time (k) 
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t(k-i) is the per unit value of the ap stator current vector Ua>ip]T at time (k-1) 
t(k-2) is the per unit value of the ap stator current vector [ia>ipf at time (k-2) 
w(k-i) is the per unit value of the shaft speed at time (k-1) 
w(k-2) is the per unit value of the shaft speed at time (k-2) 
}!,(k-i) is the per unit value of the ap stator voltage applied at time (k-1) 
}!,(k-2) is the per unit value of the ap stator voltage applied at time (k-2) 
Cv is the per unit value of the voltage constant defined by the motor parameters. 
$.(k) = (t(k-1 ),t(k-2),(~~k-1), u,(k-2),}!,(k-2)) 
i(k) = kt(k-l)(.$.(k-1)) + cvCk-1 )y(k-l) (2.7) 
[WISHARTl] 
From this equation, Burton and Wishart made an informed decision, that continual online training 
must be used to adaptively identify the motor, since the form of the chosen identification model 
is essentially time varying [BURTON1], [WISHART1]. This section summarises the derivation 
of the COT ANN based current control law, from the ANN identification of Eq. (2.7) 
[BURTONl]. 
Since the current control input variable at time (k) is the stator voltage y(k), the first step in 
deriving the control law from Eq. 2.7 is to rewrite it in terms ofy(k) [BURTON1]. Burton 
[BURTON1] performed this derivation and produced the current control law shown inEq. (2.8) . 
• ((k+ 1)- f.P)(~(k)) 
!: (k) = cv(k) 
(2.8) 
where the * modifier is used to identify the desired value of voltage or current vector. 
From Burton, the ANN identification equation is given as [BURTON1] : 
A A A 
t(k) ~ fy-I)(~(k - 1)) + cv(k - 1)}!.(k - 1) 
(2.9) 
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and the ANN approximation equation is given as [BURTON1]: 
t(k + 1) = fy-I)(~(k)) + cv(k - l)~(k) (2.10) 
This control law yields the control vector y'(k), which is required to make the desired value of 
one step ahead current t(k+ 1) to flow in the motor. This can be directly implemented, using the 
information made available by the ANN identification and the ANN approximation equations, see 
([BURTON1] pp 3.11 (Eq. (3 .8)) and pp 3.27 (Eq. (3 .12)) respectively (shown in Eq. (2.9) and 
(2.10) above for convenience), as: 
" 
:!:. (k) = £' (k + 1~ - fy-l)(~(k)) 
cv(k - 1) 
(2.11 ) 
Burton [BURTON1] states that with the implementation of control Eq. (2.11), the ANN 
estimated current vector L(k+ 1) ofEq. (2.10) is approximately equal to the desired current vector 
t(k+ 1). Thus the ANN identification error can be approximated as: 
fy(k) = £(k)- (k) 
(2.12) 
Burton used Eq. (2.12) to evaluate the ANN training error, in order to incorporate any training 
error in the approximation ofEq. (2.11) into the COT ANN [BURTON1], [WISHART1]. 
Burton stated that it can be assumed that the use ofEq. (2.12) will provide the ANN with the 
sufficient information to adaptively compensate for the approximation ofEq. (2.10) (on which 
control Eq. (2.11) is based) to track the desired currents more closely [BURTON1]. By using 
Eq. (2.12), the ANN identification error used for the continual online training is equal to the 
negative of the control error. This means that the ANN current identifier will reduce the control 
error magnitude and force the actual motor current i(k) to track the desired current reference 
t(k). It should be noted that convergence is defined as the state when the control variable tracks 
the reference variable to within a certain limit (local minima is achieved by tracking function). 
Whereas divergence is defined as the state when the control variable cannot track the reference 
variable at all. 
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Fig. 2.10 summarises the adaptive control scheme derived by Burton, where the identification 
scheme is implicit and not shown for simplicity [BURTON1]. Here the COT ANN samples real 
time system inputs and outputs (voltage and current), and manipulates them to achieve system 
identification and/or control. 
t(k+l) 0-
I 1 I 
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Fig. 2.10 Block diagram of the current control law Eq. (2.11) [BURTON1] 
Burton generated a model of the COT ANN current controlled SCIM drive and used it in Matlab 
to simulate the real time controller [BURTON1]. This simulation showed that the controller 
could obtain convergence up to frequencies of 50 Hz and higher. However, when Burton 
implemented the practical COT ANN current controlled SCIM drive on a transputer, with a 
sampling rate of 500 Hz, it was found that the system would only achieve convergence for stator 
frequencies less than 3 Hz. It should be noted that Burton' s system was regulated to a maximum 
COT ANN sampling frequency of500 Hz, due to the processing speed of the transputer platform 
that Burton used to implement the controller. 
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Burton's main real-time issues and practical effects which contribute to the control bandwidth 
limitations ofthe prototype practical implementation of the ANN current loop were [BURTONl-
2]: 
1) a delay in the output of r.. (k) to the PWM ASIC, 
2) the sampling rate of the practical system and 
3) the limitations of the commercial IGBT inverter. 
A detailed study is performed in the next chapter, duplicating Burton's Matlab simulations of the 
COT ANN current controlled VSI fed SCW Drive [BURTONl] in CASED [KLEINHANSl], 
to determine and correct its shortcomings. The COT ANN current controller developed by 
Burton is then modified, refined, and substituted for the current controller in the boost rectifier 
model developed by Chathury, whereafter the COT ANN current controlled boost rectifier system 
was simulated to determine the feasibility of using the COT ANN current controller with a boost 
rectifier. 
2.7 Summary 
This chapter provided an overview of previous work, and presented the necessary theory and 
models for the classical controller developed by Chathury [CHATHURYl] and the COT ANN 
current controller developed by Burton [BURTONll Emphasis was placed on the derivations 
of the controller structure. A brief overview ofQoS issues, conventional rectifiers, and improved 
rectifiers and control schemes was also provided. Thereafter the COT ANN based control law 
developed by Burton [BURTONI], [BURTON2] was presented in a summarised format. Finally, 
the possible research extension, using the COT ANN current controller as a direct replacement 
for the conventional current controller in the Boost rectifier configuration, was discussed. 
The next chapter repeats the simulation work performed by Burton [BURTONI] to determine 
and overcome the problems that he experienced in the practical implementation of the COT ANN 
current controller. 
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CHAPTER 3 
SIMULATION OF A CONTINUOUSLY ONLINE TRAINED 
ARTIFICIAL NEURAL NETWORK CONTROLLED 
VOLTAGE-SOURCE INVERTER FED SCIM DRIVE 
3.1 Introduction 
This thesis investigates the use of the COT ANN current controller developed by Burton 
[BURTONI-2] , to overcome the shortcomings of the current controller used in Chathury' s 
[CHATHURYI-3] research. Chapter 1 introduced the shortcomings experienced in the current 
controller developed by Chathury, and the COT ANN current controller developed by Burton, 
describing what processes should be followed to minimise these effects. Chapter 2 provided an 
overview of the work performed by Chathury and Burton, describing how the research will be 
extended to realise a COT ANN current controller for the control of a boost rectifier. 
This chapter provides an overview of the CASED (Computer-aided Analysis and Simulation of 
Electrical Drives) simulation package [CASED1], which will be used to reproduce Burton's 
simulations. Burton's work is reproduced in this chapter, to gain an understanding of the nature 
and form of the COT ANN as well as its operation under the nonlinear effects of a VSI fed SCIM 
drive. Burton's simulations, which were implemented in Matlab, omitted the PWM and inverter 
from the VSI fed SCIM drive model, resulting in inaccuracies between the simulated and practical 
results (the practical system became unstable at stator frequencies above 2 to 3 Hz), due to the 
non -linearities introduced by the PWM controller and inverter. The COT ANN current 
controller, developed by Burton for an SCIM drive, is evaluated in this chapter and re-tuned to 
overcome these shortcomings (as noted by Burton). 
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The next section describes the simulation approach used by CASED, along with its capabilities. 
3.2 CASED Simulation of Power Conversion Systems 
Power electronic conversion systems are typically modular in their basic structure, and consist of 
interfacing subsystems such as an electrical supply, switch-mode converters, electro-mechanical 
(or electrical) loads, and digital or analogue signal sensing and control hardware, as shown in 
Fig. 3.1. 
Power Electrical 




.. Control ~ 
Hardware 
Fig. 3.1 Structure of a typical industrial power conversion system 
The internal structure of the individual subsystems shown in Fig. 3. 1, differ significantly from the 
different existing power conversion systems. For example, a number of converter topologies are 
possible, and the load subsystems usually differ greatly between applications. Possible load types 
range from simple electrical loads such as resistor banks, to complex electro-mechanicalloads 
such as induction motors coupled to conveyer belt systems. This, together with the complex 
interactions between the different subsystems, means that the simulation of power conversion 
systems poses a number of unique challenges. Furthermore, the simulation packages used require 
a great deal of flexibility in defining the different subsystems to accommodate the many different 
converter topologies, load types and control schemes [CHATHURY1], [CASED1]. 
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It was found that the most versatile and flexible approach in simulating power conversion systems 
was to use a modular simulation environment, in which each subsystem is simulated as an 
independent module by virtue of its functionality. A complete simulation model of a power 
conversion system is then built up as an interconnected system of modules, some of which may 
be common between different conversion systems. In such a modular simulation environment, 
the effects of different load types on the performance of a particular power conversion system may 
be easily evaluated by changing only the load module while maintaining the rest of the system. 
CASED [CASEDl], [KLEINHANSl-4] uses the modular approach of simulation, and provides 
a completely general and flexible simulation environment specially designed for the simulation 
needs of the modem power conversion system. 
The subsystems comprising a power conversion system may be classified into one ofthe four basic 
simulation modules available in CASED [CASEDl]. These are the generalised converter, 
analogue model, analogue controller and digital controller modules as shown in Fig. 3.2 






Fig. 3.2 Structure of CASED 
Each module is briefly described in the following paragraphs. 
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Analogue Model and Analogue Controller Modules 
Power conversion systems usually consist of a mixture of analogue (or continuos time) 
subsystems and digital (or discrete time) subsystems. Analogue subsystems (e.g. an electrical 
load) are modeled in CASED in their state-space forms as analogue model modules. Input and 
Output variables specific to an analogue model are typically defined, and the corresponding state-
space equations written in a C format. The module is then interfaced to the rest of the system 
via its UO variables. 
Digital Controller Modules 
Digital Controller modules are used to simulate discrete processes occurring at regular time 
intervals within the power conversion system. Such discrete processes may include the execution 
of the converter control algorithm, and the generation of PWM switching signals. Digital 
controller modules have full access to all system UO variables, as do analogue model modules, 
and they may update certain system UO variables. Digital controller modules may also be used 
to simulate digital control processes such as PI control, since they make provision for the 
definition of digital states. Digital control tasks and processes are coded as user-programmed 
C format subroutines, which are compiled and linked into the main body of CASED. 
Interfacing between Modules in CASED 
Modules are interfaced to each other via their defined UO variables. These variables are usually 
voltages and currents when interfacing an analogue model describing an electrical model (such 
as an electrical supply) to another (such as an electrical load); and torque, speed and angular 
position when interfacing an electro-mechanical model (such as an induction machine) to a 
mechanical model (such as a conveyer belt load). For other general user-defined models, the 
interface variables are user-defined. The interconnections between the different modules are 
user-specified when different modules comprising a single system are linked together. The 
system linking program ( called create) repeatedly prompts the user to specify the input to which 
a specific output connects until all the module outputs have been connected to their respective 
inputs in the other modules. Module outputs which do not connect to other module inputs are 
referred to as dummy outputs [CHATHURYl]. 
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Generalised Converter Module 
CASED provides a graphical environment (Netgen) for specifying the topology of a power 
electronic converter. The various switching devices available may be interconnected in any 
manner to realise a desired converter topology. It is sometimes desirable to define the electrical 
supply and load subsystems as independent modules to be interfaced to the generalised converter. 
The next section reproduces the Matlab simulations performed by Burton, in CASED. 
3.2 Investigation of a basic COT ANN Controlled VSI fed SCIM Variable 
Speed Drive 
A first step toward understanding Burton's work was to duplicate his Matlab simulations in 
CASED [KLEINHANSl-4] , [CASEDl], to become familiar with the concept of COT ANN 
current controllers and to identify any shortcomings. The second step is to simulate the COT 
ANN system that Burton implemented on the transputer [BURTONl], [BURTON2]; this is 
discussed in greater detail in section 3.3 . 
Burton's Matlab simulations omitted the inverter and its PWM controller from the model. 
Therefore, the system configuration used in the CASED simulation, initially omits the inverter and 
its PWM controller from the power conversion system (this configuration is identical to that used 
by Burton in Matlab), as shown in Fig. 3.3. In these simulations, the COT ANN controller feeds 
the alpha and beta controlling voltages directly to the induction motor to achieve the desired 
system response. These initial simulations are performed using the same COT ANN learning rate 
and momentum values used by Burton in his Matlab simulation model. Furthermore no pre-
training is used, and the initial weight states are randomly generated to duplicate the conditions 
simulated by Burton. 
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Fig. 3.3 Basic COT ANN controlled power conversion system 
The model shown in Fig. 3.3 consists of three user-defined modules linked together in the CASED 
work space to form a closed loop system, namely: 
1) a COT ANN stator current controller module developed by Burton [BURTONl] (C code 
provided in APPENDIX B.l). Fig. 3.4 shows the flow diagram of the COT ANN current 







All the simulation parameters and variables (e.g. sampling period), 
identification ANN parameters and variables (e.g. ANN size, gains, initial 
weights, inputs), induction motor parameters and variables (e.g. 
impedances, initial conditions etc.) are initialised. 
The main loop starts when an enable or interrupt signal is received. 
Steps 4 to 9 are omitted if the loop counter value is less than the 
corresponding start time T start . 
Vex and v ~ are written to the predefined port memory address for processing 
by the induction motor model. 
The digital values of the A and C phase motor line currents and shaft 
encoder positions are then read from the predefined dual port memory 
addresses and converted to floating point numbers representing the 
sampled ap motor currents i(k) (shown as lamat and Ibmat in Fig 3.3) and 
shaft speed w(k). 
Simulation of a Continuously Online Trained Artificial Neural Network Controlled Voltage-
Source Inverter Fed SCIM Drive 
INCREMENT 










Fig. 3.4 Flow diagram of COT ANN CASED module 
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The· ANN input ~(k+l)=~(k)=[i(k), i(k-l), w(k), w(k-l), y(k-l)] is 
formed . 
~(k+ 1) is forward propagated through the ANN to obtain y(k)=f'e?-l)(.). 
i"(k+ 1) is calculated, either with or without the use of the reference model 
[BURTONl], and used with f'e?-l)(.) and constant Cv to calculate y·(k) 
using Eq. (2.11) from Chapter 2. 
The ANN output error ey(k) = i(k) - i"(k) is calculated and backpropagated 
through the ANN to calculate W(k+ 1) and V(k+ 1), which represents 
f'e1<k-1)( .), for the next sampling period. 
Step 11 is omitted if the specified loop count corresponding with Tend has 
been reached. 
The main loop counter is updated and the program returns to step 2. 
2) a induction motor module (code provided in APPENDIX B.2). Fig 3.5 shows the flow 
diagram of the induction motor modules source code. 
sequentially executed in the program: 









All the induction motor parameters and variables are initialised and set. 
The main loop starts when an enable signal or interrupt is received from 
the COT ANN controller. 
Steps 4 to 6 are omitted if the loop counter value is less than the 
corresponding start time T start. 
The induction motor input voItages v (J. and v ~ are read into the motor 
module. 
The induction motor module uses the describing function of an induction 
motor [NASARl], to calculate the ap motor stator currents lamot and Ibmot, 
and the machine torque T cm. 
The module then outputs the ap motor stator currents larnot and Ibmot, and 
the machine torque T cm. 
Step 8 is omitted if the specified loop count corresponding with Tend has 
been reached. 
The main loop counter is updated and the program returns to step 2. 
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OUTPUT 
l<rnet. Ibmet and Torque 
t<Tero 
END 
Fig. 3.5 Flow diagram of CASED 
induction motor module 
3) a mechanical load (a simple inertial load) module (CASED library model). 
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The COT ANN used for these simulations is identical to the one used in Burton' s simulations. 
The COT ANN consists of eight inputs, 12 hidden nodes and 2 output nodes. Fig 3.6 (a), (b) and 
(c) are simulation results obtained for the simplified COT ANN current controlled SCIM drive 
(shown in Fig 3.3), with a COT ANN sampling frequency of 500 Hz (this is the sampling 
frequency used in Burton's practical system), for motor supply frequencies of 1 Hz, 50 Hz and 
100 Hz respectively. These CASED simulation results show that the existing COT ANN current 
controller forces the motor supply current (shown as la_supply in all diagrams hereon) to converge 
to the reference current (shown as I{'.J::fin all diagrams hereon) at low frequencies (Fig. 3.6 (a) and 
(b)) . But at higher motor supply current frequencies, the motor current diverges from the 
reference current (Fig. 3.6 (c)), which verifies Burton's simulations at a COT ANN sampling 
frequency of 500 Hz (which is the operating frequency of Burton's practical COT ANN 
controller) as shown on page 3.67 in [BURTONl]. Burton achieved current convergence at 
motor supply frequencies of 200 Hz and above when simulating the COT ANN at sampling 
frequencies above 500 Hz (see [BURTONl] pp 3.67). Fig. 3.6 (a) shows a comparison between 
Burton' s Matlab simulation results, and the CASED results obtained in this section, for a stator 
frequency of 1 Hz. Here it is seen that the results obtained in Matlab have a lower initial 
overshoot, and achieve current convergence in a shorter time span. This is due to the fact that 
the CASED simulation package is designed specifically to simulate inverters and converters, 
whereas Matlab is focused on generic system simulations. 
Burton stated that one of the reasons for the discrepancies between the practical and simulation 
results was due to the omission of the inverter and PWM controller from his simulation model. 
Thus to accurately model Burtons practical system, the inverter and PWM controller must be 
included in the simulation model. Before performing these simulations, the COT ANN current 
controller sampling and learning rates are modified, to try to achieve convergence above 50 Hz. 
Fig 3.7 provides an example of the simulation results obtained for the COT ANN current 
controlled system with modified parameters (learning rate, momentum gain etc.), with a motor 
frequency of250 Hz and a COT ANN sampling frequency of 10 kHz. A Comparison between 
Fig. 3.6 (b) and Fig 3.7 (a) shows that the COT ANN controller requires 40 milliseconds of 
training, whereas the Burtons COT ANN current controller required 180 milliseconds training, 
before it tracks the 50 Hz stator current waveform. This displays the effect of COT ANN 
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sampling frequency on the performance of the controller. This subject will be investigated in 
further detail in section 3.3. 
At this point the COT ANN current controller' s internal parameters and variables have been 
changed to achieve current convergence with the simplified SCIM drive system (Fig. 3.3). The 
next step was to include the inverter and PWM controller in the SCIM drive simulation model, 
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Fig. 3.6 Phase A motor supply current (la_supply ) and COT ANN alpha reference current (laref), 
with a sampling rate of 500 Hz, learning rate of 0.1 pu, Cv of 1.5 pu, and no 
pretraining at stator frequencies of (a) 1 Hz (CASED and MATLAB results), 
(b) 50 Hz (CASED) and (c) 100 Hz (CASED) respectively. 
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Fig. 3.7 (a) Phase A motor current (la_supply) and COT ANN alpha reference current (IaJef), 
with a sampling frequency of 10kHz and learning rate of O. 1 pu, (b) Current 
tracking error 
The next section considers the addition of the inverter and PWM controller into the simulation 
model, to investigate their effects on the operation of the system. 
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3.3 Investigation of the performance of a COT ANN Applied to a VSI fed 
SCIM Variable Speed Drive 
Having successfully duplicated Burton's Matlab simulations in CASED, it is now extended by 
including an inverter and PWM controller at the input of the induction motor. The COT ANN 
current controller (code provided in APPENDIX B.3) now feeds the alpha and beta controlling 
voltages to the PWM controller (code provided in APPENDIX B.4), which in turn controls the 
inverter, as shown in Fig. 3.8, to achieve the desired system response. The system shown in Fig. 
3.8 is simulated to investigate the nonlinear effects of the inverter on the COT ANN current 
controller. These simulations are performed to accurately simulate Burton's practical system, 
to be able to quantify the discrepancies noted between Burton's practical and simulation results 
[BURTONl]. 
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Fig. 3.8 Block diagram ofa COT ANN controlled SCIM drive 
The model shown in Fig. 3.8 consists of five user-defined modules linked together in the CASED 
work space to form a closed loop system, namely: 
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1) a COT ANN stator current controller module developed by Burton [BUR TON1] C code 
provided in APPENDIX B.3). Fig. 3.9 shows the flow diagram of the COT ANN current 













All the simulation parameters and variables (e.g. sampling period), 
identification ANN parameters and variables (e.g. ANN size, gains, initial 
weights, inputs), induction motor parameters and variables (e.g. 
impedances, initial conditions etc.) are initialised. 
The main loop starts when an enable or interrupt signal is received. 
Steps 4 to 9 are omitted if the loop counter value is less than the 
corresponding start time T start. 
Va and v ~ are written to the predefined port memory address for processing 
by the PWM controller model. 
The digital values of the A and C phase motor line currents and shaft 
encoder position are then read in from the predefined dual port memory 
addresses and converted to floating point numbers representing the 
sampled ap motor currents i(k) (shown as lamet and Ibmet in Fig 3.3) and 
shaft speed w(k). 
The ANN input ~(k+1)=~(k)=[i(k), i(k- l), w(k), w(k-l), y(k-l)] is 
formed. 
~(k+ 1) is forward propagated through the ANN to obtain y(k)=fe?-l)(.). 
rck+ 1) is calculated, either with or without the use of the reference model 
(BURTONl], and used with f'el<k-1)(.) and constant Cv to calculate y·(k) 
using Eq. (2.11) from Chapter 2. 
The ANN output error ey(k) = iCk) - rck) is calculated and backpropagated 
through the ANN to calculate W(k+ 1) and V(k+ 1), which represents 
f'e1<k-1)(.), for the next sampling period. 
Step 11 is omitted if the specified loop count corresponding with Tend has 
been reached. 
The main loop counter is updated and the program returns to step 2. 
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Fig. 3.9 Flow diagram of COT ANN CASED module for 
control of a VSI fed SCIM VSD 
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2) a PWM controller module developed by Chathury [CHATHURY1] C code provided in 
APPENDIX B.4). Fig. 3.10 shows the flow diagram of the COT ANN current controller 
module source code. The following main steps are sequentially executed in the program: 
Step 1: The module waits for a start signal. 
Step 2: The module reads in the Va and vp values from the predefined port memory 
address, where they where saved by the COT ANN controller. 
Step 3 : The module calculates modulating signals, by simulating the Hanning PBM 
1/87 ASIC's [HANNING1] operation (this ASIC is a PWM generator) . 
This ASIC is used by Burton [BURTONl-3] and Chathury 
[CHATHURYl-3] in their respective research. 
Step 4: The switching times are calculated. 
Step 5: The module then generates CASED switching events, which are written 
to predefined port address to control the power electronic inverter. 
3) a power electronic inverter module (CASED library model). 
4) a induction motor module (code provided in APPEND IX B. 2), as described in section 3.2 
above. Fig 3.5 shows the flow diagram of the induction motor modules source code. 
5) a mechanical load (a simple inertial load) module (CASED library model). 
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Fig. 3.10 Flow diagram of PWM CASED module 
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The COT ANN current controller in section 3.2, using the identical initial conditions, is also used 
to control the SCIM model in these simulations, except that it now feeds the controlling voltages 
to the PWM module (as shown in Fig. 3.9). The initial simulations are performed at a number 
of stator frequencies, for comparison with the results obtained in section 3.2, and the results 
appear in Fig 3.11 . These results show that the COT ANN current controlled SCIM drive, tracks 
a 1 Hz current, but loses convergence at 50 Hz. In comparison, the simulation results in Fig. 3.6 
(a) and Fig. 3.11 (a) show that, in both instances, the controller takes approximately 60 
milliseconds to get the motor supply current to converge to the reference current 1 Hz. In both 
cases, the initial overshoot is limited to between 0.7 and 0.9 pu. This shows that the COT ANN 
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current controller performance is identical in both models at the lower frequencies (1 Hz), but that 
there is a discrepancy at higher frequencies (50 Hz), as shown in Fig. 3 .6 (b) and Fig. 3.11 (b) . 
In Fig. 3.6 (b), it is seen that the controller takes 250 milliseconds to get the motor supply current 
to converge to the 50 Hz reference current, whereas in Fig. 3.11 (b) initial tracking is achieved 
after 70 milliseconds, whereafter the system becomes divergent. These results demonstrate the 
problem that Burton experienced when implementing the COT ANN current controller, at motor 
frequencies above 3 Hz [BURTONI]. Thus the remainder of this section attempts to determine 
the possibility of using a COT ANN current controller with VSDs over a wide frequency range, 
under realistic conditions (i.e. including the nonlinear effects of the practical system). This is 
done to investigate the feasibility of applying the COT ANN to the Boost rectifier, which operates 
at 50 Hz. 
The initial step is to change the COT ANN's learning rate and sampling rate, as described in 
section 3.2, to try to obtain convergent system operation [BURTONI]. Unfortunately this 
process does not provide convergent operation, which means that all the COT ANN current 
controller's internal constants and variables have to be investigated. This investigation is done 
using systematic simulations, to determine the link between the COT ANN current controllers 
tracking capability, and the COT ANN's internal constants and variables. Previously Burton 
[BURTONI] recommended that the voltage constant Cv be optirnised as part of future research, 
in order to optirnise the COT ANN current controller performance Fig. 3.12 to 3.20 are sample 
plots which show how the COT ANN tracking capability varies, as the COT ANN sampling rate, 
and voltage constant Cv, which is dependent on K as shown inEq. (3 .1) [BURTONI], are varied, 
with a fixed motor frequency. 
where: 
( 1) ( Ts ) (Vbase) Cv = K ' Ll1. Sigma . Ibas. 
Ts is the inverse of the sampling frequency, known as the sampling rate, 
K is a scaling factor, 
Lll is the induction motor impedance, 
Sigma is a constant dependent on the motor parameters, and 
Vbase and Ibase are the voltage and current base values. 
(3 .1) 
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Fig. 3.11 Phase A motor supply current (la_supply) and COT ANN alpha reference current (la rer), 
with sampling frequency of 10kHz, learning rate of 0.5 pu and Cv of 1.5 pu, at motor 
frequencies of (a) 1 Hz and (b) 50 Hz respectively 
Figs. 3.12 to 3.20 are sample plots taken from the optimisation process, to show the reader how 
the controllers performance varies as the internal parameters are varied. These parameter 
dependencies are then plotted to determine the best operating point for the COT ANN current 
controller. 
Simulation ofa Continuously Online Trained Artificial Neural Network Controlled Voltage-
Source Inverter Fed SCIM Drive 
Chapter 3 Page 3.20 
Figs. 3.12, 3.13 and 3.14 are obtained using sampling frequencies of 1 kHz, 5 kHz and 10kHz 
respectively, with a K of 0.1 pu, while fixing the rest of the variables and constants. At low 
sampling frequencies (1 kHz), the COT ANN current controller can not get the motor supply 
current to track the reference current, as shown in Fig. 3.12. As the COT ANN sampling 
frequency is increased to 5 kHz (as shown in Fig. 3.13) the system begins to track the reference 
current, with a low initial overshoot after approximately 200 milliseconds of training. As the 
sampling frequency is increased to 10 kHz (Fig. 3.14), the system begins to track the reference 
current after only 25 milliseconds, but has an initial current overshoot of approximately 1 pu. 
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Fig 3.12 (a) Phase A motor supply current (Ta_supply) and COT ANN alpha reference current 
(la ref), with K = 0.1 pu, sampling frequency of 1 kHz, learning rate of 0.01 pu, stator 
frequency of 50 Hz and stator current magnitude of 1 pu, (b) Current tracking error 
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Fig 3.13 (a) Phase A motor supply current (la_supply) and COT ANN alpha reference current 
(I«_ref), with K = 0.1 pu, sampling frequency of 5 kHz, learning rate of 0.01 pu, stator 
frequency of 50 Hz and stator current magnitude of 1 pu, (b) Current tracking error 
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Fig 3.14 (a) Phase A motor supply current (la_supplY) and COT ANN alpha reference current 
(la ref), with K = 0.1 pu, sampling frequency of 10kHz, learning rate of 0.01 pu, 
stator frequency of 50Hz and stator current magnitude of 1 pu, (b) Current tracking 
error 
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Figs. 3.15, 3.16 and 3.17 are obtained using sampling frequencies of 1 kHz, 5 kHz and 10kHz 
respectively, with a constant K of 0.6 pu, while fixing the rest of the variables and constants. 
When comparing Figs. 3.12 and 3.15, it can be seen, that the COT ANN controller' s tracking 
capability has improved at lower sampling frequencies (1 kHz) . As the sampling frequency is 
increased to 5 kHz, the system begins to track the reference current after approximately 30 
milliseconds of training, with an overshoot offour times the rated current (Fig. 3.15). Whereas 
with a K of 0.1 pu ( Fig. 3.13) at a 5 kHz sampling frequency, the system begins to track the 
reference current, with a low initial overshoot after approximately 200 milliseconds of training. 
From this it can be seen that a compromise has to be made between initial overshoot, and 
convergence time. 
Furthermore, as the sampling frequency is increased to 10kHz, the system begins to track the 
reference current after approximately 20 milliseconds of training, with an overshoot of 
approximately 3 pu (Fig. 3.17). After two further cycles the system loses its convergence, and 
takes approximately a further 100 milliseconds to re-achieve convergence. Whereas with a K of 
0.1 pu ( Fig. 3.14) at a 10 kHz sampling frequency, the system begins to track the reference 
current after approximately 25 milliseconds of training with a 1 pu initial overshoot. This again 
highlights that there is an optimal operating point for the COT ANN controller. In summary it 
appears that the COT ANN current controller has superior tracking capability at the medium 
sampling frequency (5 kHz). 
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Fig 3.15 (a) Phase A motor supply current (la_supply ) and COT ANN alpha reference current 
(la: fef), with K = 0.6 pu, sampling frequency of 1 kHz, learning rate of 0.01 pu, stator 
frequency of 50 Hz and stator current magnitude of 1 pu, (b) Current tracking error 
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Fig 3.16 (a) Phase A motor supply current (la_supply) and COT ANN alpha reference current 
(laJef)" with K = 0.6 pu, sampling frequency of5 kHz, learning rate of 0.01 pu, stator 
frequency of 50Hz and stator current magnitude of 1 pu, (b) Current tracking error 
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Fig 3.17 (a) Phase A motor supply current Qa_supply) and COT ANN alpha reference current 
(I(t ref), with K = 0.6 pu, sampling frequency of 10 kHz, learning rate of 0.01 pu, 
stator frequency of 50Hz and stator current magnitude of 1 pu, (b) Current tracking 
error 
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Figs. 3.18, 3.19 and 3.20 are obtained using sampling frequencies of} kHz, 5 kHz and 10 kHz 
respectively, with a K of 0.9, while fixing the rest of the variables and constants. 
When comparing Figs. 3.12, 3.15 and 3.18, it can be seen, that the COT ANN controller's 
tracking capability has improved at lower sampling frequencies (1 kHz), but does not achieve 
complete current convergence at the low COT ANN sampling frequencies. As the sampling 
frequency is increased to 5 kHz, the system begins to track the reference current after 
approximately 18 milliseconds of training, with an initial overshoot of four times the rated current 
(Fig. 3.19). Whereas with a K of 0.1 pu ( Fig. 3.13) and K of 0.6 pu (Fig. 3.16) at a 5 kHz 
sampling frequency, the system begins to track the reference current, after 200 milliseconds and 
30 milliseconds of training respectively. However in the case with K of 0.9, the steady-state 
tracking error is higher, which suggests that the optimal value of K for best operation has been 
passed. 
Furthermore, as the sampling frequency is increased to 10kHz, the system can not track the 
reference current (i.e. is divergent) (Fig. 3.20). Whereas with a K of 0.1 pu (Fig. 3.14) and K 
of 0.6 pu, at a 10 kHz sampling frequency, the system begins to track the reference current after 
approximately 25 milliseconds and 20 milliseconds of training respectively. This again highlights 
that there is an optimal operating point for the COT ANN controller. 
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Fig 3.18 (a) Phase A motor supply current (l a_suPPly) and COT ANN alpha reference current 
(la ref), with K = 0.9 pu, sampling frequency of 1 kHz, learning rate of 0.01 pu, stator 
frequency of 50 Hz and stator current magnitude of 1 pu, (b) Current tracking error 
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Fig 3.19 (a) Phase A motor supply current ( la_supply) and COT ANN alpha reference current 
(Ia rcf), with K = 0.9 pu, sampling frequency of 5 kHz, learning rate of 0.01 pu, stator 
frequency of 50 Hz and stator current magnitude of 1 pu, (b) Current tracking error 
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Fig 3.20 (a) Phase A motor supply current (la_supply) and COT ANN alpha reference current 
(Ia ref), with K = 0.9 pu, sampling frequency of 10 kHz, learning rate of 0.01 pu, 
stator frequency of 50 Hz and stator current magnitude of 1 pu, (b) Current tracking 
error 
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When comparing the three sets of results shown above, it can be seen that there is a relationship 
between the COT ANN sampling frequency and the COT ANN voltage constant, and an optimal 
point for favorable COT ANN performance, which agrees with Burton's findings [BURTON1]. 
Further simulations are performed, and analysed to ascertain what conditions are required for the 
COT ANN controller to operate at high motor frequencies, while delivering the required response. 
Analysis of the simulation results reveals that the transient response and tracking capability of the 
COT ANN are dependent on many factors (not only on the sampling rate and voltage constant), 
namely: 
1) steady-state motor Current magnitude, 
2) motor frequency, 
3) ANN learning rate (B), 
4) ANN voltage constant (Cv)/ constant K, 
5) ANN sampling frequency (Ts), 
6) ANN momentum term, and 
7) ANN hidden nodes. 
These dependencies are investigated and discussed in greater detail. The momentum parameter 
has very little effect on the performance of the COT ANN controller, so it is not included in this 
investigation. Furthermore an investigation into optimising the number of hidden nodes is beyond 
the scope of this thesis. F or this discussion the assumption is made, that the COT ANN current 
controller should have reached steady state operation after a single 50 Hz cycle (i.e. in 20 
milliseconds). Using this assumption two plots of each dependence can be provided, namely: 
1) before steady-state is achieved (from start-up to the first 20 milliseconds of 
operation), and 
2) after steady-state is achieved. 
The COT ANN error plotted on these curves, is calculated as the maximum peak error point that 
occurred during the predetermined time spans discussed above. For example, before steady-state 
is reached, the maximum peak error that is achieved between time t = 0 seconds and time t = 20 
milliseconds is used for the optimisation curves. 
Simulation ofa Continuously Online Trained Artificial Neural Network Controlled Voltage-
Source Inverter Fed SCIM Drive 
Chapter 3 Page 3.32 
Motor Current Magnitude Dependence 
At very low steady-state motor currents (0.1 pu or lower), the ANN tracking error is very large, 
but as the motor current magnitude is increased, it is seen that the ANN tracking error becomes 
smaller, and it can be assumed that the ANN current controller may exhibit stability problems at 
low motor currents, due to the non-linearities of the inverter. 
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Motor current [pu] 
Fig. 3.21 Current dependence, Ts=lO kHz, B=O.Ol pu, Cv=0.6 pu, and motor frequency 
f = 50 Hz 
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Motor Freq uency Dependence 
The COT ANN displays large tracking errors at motor frequencies higher than 3 Hz, this suggests 
that the COT ANN could become unstable at large motor frequencies. This poses a problem for 
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Fig. 3.22 Motor frequency dependence, Ts=10 kHz, B=O.Ol pu, Cv=0.6 pu, and motor current 
1=0.5 pu 
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ANN learning rate dependence 
To operate the ANN at high motor stator frequencies, it is found that at startup, the ANN 
requires a high learning rate (0 .1), but during steady-state operation, the ANN needs a low 
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Fig. 3.23 ANN learning rate dependence, Ts=lO kHz, Cv=0.6 pu, 1=0.5 pu and f=50 Hz 
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ANN Voltage Constant (Cv) dependence 
The voltage constant, Cv, is a scaling factor for the ANN voltage feedback loop, which influences 
the ANN's transient tracking response. At start-up a large Cv is required to reduce the ANN 
tracking error, but once steady-state is achieved, it is noticed that a smaller Cv is required for 
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Fig. 3.24 ANN voltage constant dependence, Ts= IO kHz, B=O.OI pu, 1=0.5 pu and f-=50 Hz 
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ANN Sampling Frequency Dependence 
A low sampling frequency (1 kHz) is required at start-up to reduce the ANN tracking error, but 
during steady-state operation, a higher sampling rate is required for ANN stability. This is due 
to the fact that at low sampling frequencies, the ANN training errors are lower, which allows it 
to approximate the function easier and attain lower initial overshooting. Fig. 3.25 shows that the 
most suitable area of stable operation of the ANN, after start-up, is between sampling frequencies 
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Fig. 3.25 ANN sampling frequency dependence, Cv=0.6 pu, B=0.01 pu, f=50 Hz and 1=0.5 pu 
These simulations show that the shortcomings experienced in Burton's practical system could be 
overcome by optimising the COT ANN current controller's internal variables and constants, only 
if the hardware platform can provide the necessary computational speed (Burton's transputer 
could not operate at sampling frequencies above 450 Hz) [BURTONl]. Under these conditions, 
it is possible for the COT ANN current controller to control the SCIM drive to stator frequencies 
of 50 Hz, as shown in Fig. 3.26. 
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Fig. 3.26 (a) Phase A motor supply current (Ia_suPPly) and COT ANN alpha reference current 
(la ref)" with K = 0.6 pu, sampling frequency of8 kHz, learning rate of 0.01 pu, 
stator frequency of 50 Hz, and stator current magnitude of 1 pu, (b) Current 
tracking error 
Fig. 3.26 shows that the COT ANN controller forces the motor supply current to track the 
reference current after approximately 20 milliseconds, with an initial overshoot of 3,5 pu. In 
conclusion, it can be stated that it is important that the COT ANN variable dependencies be 
addressed when designing a COT ANN current controller, to obtain convergence, and an efficient 
transient response. It should be noted that the commissioning or initial overshoot is relatively 
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unimportant when designing a COT ANN (as the ANN starts at random weight states), it is more 
important to achieve a low steady-state transient error. This allows the ANN to easily adapt to 
any changing parameters in a system with minimal transient errors. 
3.4 Summary 
This chapter is used to gain familiarity with the concept of COT ANN current controllers, and to 
evaluate the performance of the COT ANN current controller developed by Burton. The analysis 
shows that the nonlinear effects introduced by the inverter and PWM interface in the SCIM drive 
model, affects the ANN current controller's dynamic performance, and causes its tracking 
capability (convergence) to be dependent on a number of factors, namely: 
1) inverter AC side current magnitude, 
2) inverter AC side frequency, 
3) COT ANN sampling frequency, 
4) COT ANN learning rate, 
5) COT ANN voltage constant, Cv, 
6) COT ANN momentum term, and 
7) number of inputs and outputs. 
These dependencies are analysed and discussed, and it can be concluded that they need to be 
addressed when designing a ANN current controller to achieve efficient system control. This 
chapter also provided an overview of the CASED simulation package. 
The next section describes the derivation of a COT ANN current controller for the control of a 
boost rectifier. Simulations are performed to determine the feasibility of using the ANN current 
controller for a boost rectifier to overcome the shortcomings of linear controllers. 
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CHAPTER 4 
INVESTIGATION OF A CONTINUOUSLY ONLINE 
TRAINED ARTIFICIAL NEURAL NETWORK CURRENT 
CONTROLLER FOR A BOOST RECTIFIER SYSTEM 
4.1 Introduction 
Chapter 1 and 2 provided an overview ofChathury's work on boost rectifiers, and Burton's work 
on COT ANN current controllers for SCIM drives, and highlighted some of their shortcomings. 
As a result it was proposed to extend this research to apply a COT ANN current controller to a 
boost rectifier. In Chapter 3 a simulation study ofBurton' s COT ANN current controller was 
performed. The simulation work of Burton [BURTONl-2] was also extended by adding the 
effects of the PWM controller and the inverter into the simulations (see Chapter 3 section 3.3). 
In this chapter, the feasibility of applying a COT ANN current controller to a boost Rectifier is 
investigated. The initial simulation study uses Burton' s COT ANN current controller (developed 
for the control of an inverter, as discussed in Chapter 3) as a direct replacement for Chathury's 
current controller in the boost rectifier system. 
Burton's Narmax model (mathematical representative method), which was used to derive an ANN 
structure for the SCIM, is used to derive a COT ANN model for the boost rectifier. This is then 
used to determine how the inputs, outputs and structure ofBurton's COT ANN current controller 
may be adapted and applied as a current controller for a boost rectifier. The COT ANN current 
controller sign conventions, inputs and outputs are then reviewed and changed for the control of 
the boost rectifier. 
The system configuration to be used throughout the remainder of this thesis is presented in the 
next section. 
Investigation of a Continuously Online Trained Artificial Neural Network Current Controller 
for a Boost Rectifier System 
Chapter 4 Page 4.2 
4.2 System Outline 
As mentioned in Chapter 2, the objective is to investigate the use of a COT ANN current 
controller as a replacement for Chathury's current controller in the boost rectifier shown in Fig. 
4.1; proportional or proportional/integral control is used to control the DC link voltage, and the 
















Fig. 4.1 Conventional control loops 
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4.2.1 COT ANN conventions 
The COT ANN developed by Burton, as described in Chapter 2, for an SCIM may be applied to 
the boost rectifier, with minor changes to the COT ANN inputs, outputs and sign conventions. 
Fig. 4.2 shows the sign conventions for motoring and regeneration. In the case ofBurton, the 
motoring block was adopted as the positive convention for the control of the SCIM (slip is 
positive). Therefore when controlling a boost rectifier, the regenerative block (Fig. 4.2) is 
adopted as the positive convention (here the slip is negative, as discussed in APPENDIX A 
[SAYl]). Thus to adapt Burton's COT ANN current controller to control a boost rectifier, the 
COT ANN's VO and structure must be altered to use the regenerative convention as the positive 
norm. When changing sign conventions, the ap reference frame must be altered to achieve the 
desired system representation, as shown in Fig. 4.3 [CHATlillRYll 
Positive Negative 
slip (s) slip (eS) 
.. " ,~~~?.r,i~~" Regeneration ~ , ... , .............. 
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Fig. 4.3 AlphalBeta reference frame 
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In this section a sign convention is chosen for the boost rectifier current controller, as described 
above, for use in the derivation of the Narmax model of the boost rectifier in the alpha beta 
reference frame [WISHAR T 1]. The N armax model is used to determine the structure, inputs and 
outputs for the COT ANN current controller for the boost rectifier [BURTON1], [WISHART1]. 
The mathematical model of the VSI-based boost rectifier (shown in Fig. 4.4) is derived assuming 
a balanced three-phase system. First the equations for the system are written in the three-phase 
a-b-c reference frame using Kirchoff's Voltage Law, and then transformed into the a-p reference 
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Fig. 4.4 Boost rectifier configuration 
The equation describing the dynamics on the AC side of the boost rectifier may be written as 
follows: 
disa 
Ls. dt + !?s.isa= Usa- Uua 
dish 
Ls. dt +!?s. ish = Ush - Uuh (4.1) 
disc 
Ls. dt +!?s. isc = Use - Uuc 
Eqn. (4.1) may be transformed, using Eqn. (4.2), into the a-p reference frame [CHATHURY1] 
to yield Eqn. (4.3). 
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2 2 2 
dia 
Ls.-= - Rs. ia + Usa - Uua 
dt 
dip . 
Ls.- = - Rs.lp + Usp - Uup 
dt 
Converting Eqn. (4.3) into state-space yields: 
[
ia] Rs [1 0] [ia] 1 [Usa] 1 [Uua] 




The state-space matrix may then be used to derive a Narmax model [WISHARTI] of the boost 
rectifier system (APPENDIX A). The relevant equation appears in Eqn. (4.5) 
[
i.a(k + 1)] = 






o [ia(k)] Ts [USa(k)] Ts [UUa(k)] 
_ Rs. Ts + 1 . ip(k) + Ls' UsP(k) - Ls' UuP(k) 
Ls 
Ts is the ANN sampling rate, 
Ls is the system line impedance, and 
Rs is the system line resistance. 
(4.5) 
From Eqn. (4.5), it can be seen that the neural network identifier requires the source current, 
source voltage (Usa and U8~)' and the boost rectifier input voltage (UUIt, and Uu~), as inputs. It 
should be noted that speed is no longer an input into this model, because the source frequency of 
a boost rectifier is approximated as a constant of 50 Hz (this is entered as a constant into the 
ANN). IfEqn. (4.5) is compared to the structure of the COT ANN developed by Burton, as 
given by Eqn. (4.6) (as discussed in Chapter 2) it can be seen that the same control structure may 
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be applied to the boost rectifier; the only changes required are that the speed input is removed and 
the number of input nodes should be increased for improved bandwidth (this was determined 
during deliberation with Burton) [BURTONI]. These new input nodes are then used to input 
the delayed alpha and beta controlling voltages and currents, as shown in Fig. 4.5, to allow the 
COT ANN current controller improved controllability ofthe system. Using the alpha and beta 
delayed controlling voltages and currents as inputs to the ANN, allows the ANN to adapt to the 
system faster, thereby achieving faster convergence. 
i(k + 1) = jel(i(k), !(k - 1), OJ (k), OJ (k - 1), V(k)) + Cv. V(k) (4 .6) 
Where: lCk) is the per unit value of the up stator current vector at time (k) 
W(k) is the per unit value of the shaft speed at time (k) 
~Ck) is the per unit value of the up stator voltage applied at time (k) 
cv is the per unit value of the voltage constant defined by the motor parameters 
jelCk) is the vector function defined by the motor parameters 











Fig. 4.5 Continual Online training for adaptive system identification 
~(k) 
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The next section describes the technique utilised to achieve unity power factor operation of the 
boost rectifier system. 
4.2.2 Mains Synchronization 
To achieve unity power factor operation, the COT ANN current controller must be synchronised 
to the mains supply by using the phase to neutral voltages as inputs to the COT ANN, as shown 
in Fig. 4.6. Fig. 4.6 shows the block diagram ofChathury's controller, indicating which section 
of the controller is to be replaced by the COT ANN current controller. 
Wishart developed the COT ANN current controller to operate in the AlphalBeta reference frame, 
as it allowed the COT ANN to learn online more effectively [WISHARTl] . Thus, the sampled 
voltages and currents must be transformed to their AlphalBeta components. 
Voltage Equations: 
1 1 (2 
Va(k) = (Usa - 2 .Usb - 2 . Use ) / ~3 
Vp( k) = (Usb - Use) / .J2 





The Alpha/Beta voltages are input to the COT ANN, and used to calculate the per unit main's 
Sine and Cosine components as shown in Eq. (4.11) and (4.12). 
where: Magus = ~Va 2 + V/ 
Cos(B) = Va(k)/ MagUs 
Sin(B) = Vp(k) I MagUs 
(4.11) 
(4.l2) 
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The Sine and Cosine components are then used to calculate the reference line currents, I aref and 
I fJref (see Fig. 4.6), in phase with the phase to neutral supply voltages. Chathury's controller 
structure uses these reference currents for current control, and to obtain synchronous operation, 
i.e. unity power factor. 
(4.13) 
(4.14) 
Where IdsJefis the required current level, and 
IqsJ ef is set to zero, to achieve unity power factor operation. 
In the next section, the design of the voltage control loop, developed by Chathury is discussed. 
4.2.3 DC link Voltage Controller 
The voltage controller is designed using the same assumptions as Chathury, namely in that the 
dynamics of the current control loops may be neglected. Under this assumption, the COT ANN 
current controller can be treated as the simple gain K shown in Fig. 4.7. 
~ M,/ = M-;. 
Utdo 1 AUIk --Gc(s) s-- ~ -K 2 , LJtdo , s+-
AUIk J - Roe 
Fig. 4.7 Simplified DC voltage control block diagram 
Chathury then perfonned a root locus analysis of the system to determine the stable range of 
operation. The root locus of the closed loop system (Fig. 4.8) is used by Chathury, to show that 
the uncontrolled boost rectifier system is naturally stable during the inverter mode of operation, 
but needs to be stabilised during the rectifier mode of operation [CHATHURYl-3]. Thus a 
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voltage controller is added to the system to ensure a stable closed loop response [CRA THUR Y I] . 
Chathury discovered that the addition of a standard PI regulator did not alleviate the instability 
problem, thus a controller of the form shown below is used by Chathury [CRA THUR Y I] : 
Kp(s+ z) 
Ge(S) = ( ) 
S S+ p (4.15) 
The regulator gain is calculated on the basis of second order transient response specifications 
according to d-axis current controllers closed loop transfer function shown in Eqn. (3 .55) pp 3.27 
[CRATHURY1] (provided as Eqn. (4.16) below for readers convenience), by placing the 
dominant closed loop poles and zeros at desired locations in the left half plane. 
_KPi(S+ _Kii) 
Ls Kpi 
G(s) = -2-(-Rs--Kp-'-i)--K-ii 
S + - +- S+ -
Ls Ls Ls 
(4.16) 
The gain and value ofp corresponding to the pole position are calculated, thereby yielding a stable 
closed loop system. From Chathury, the settling time for the dominant second order poles is set 
to ten times that assumed for the current controller, in order that the assumption of negligible 
current dynamics becomes valid. Hence a settling time of 15=225 ms and a damping factor (=0.75 
(from Eqn(4.17), with a natural frequency of23 .7 rad/sec) (Mo=2.7%) is obtained. The desired 
dominant closed loop poles are then calculated as S1,2 = -sOJn ± jOJnR2 = -17.78 ± j15.67 . 
~ = 4/ UJnts (4.17) 
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The open loop zero of the voltage regulator is arbitrarily positioned at s=-200 and the values of 
Kp and p are calculated using the angle and magnitude conditions [OGATAl] (described in 
APPENDIX A, pp A.18) as Kp=0.173 and p=50. Thus the final form of the DC voltage regulator 
is given as follows: 
0.173( s + 200) 
Gc(S) = s(s+50) 
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Fig. 4.8 Root locus of stabilised voltage control system 
The controller, derived above, is used for all the simulations in this chapter. 
In the next section the COT ANN current controlled boost rectifier system is simulated. 
(4.18) 
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4.3 Investigation of a COT ANN Current Controller for a Boost Rectifier 
The feasibility of using a COT ANN current controller for the boost rectifier is investigated in this 
section. As a first step, Burton's cot ANN, described in Chapter 3, is directly substituted for 
Chathury' s current controller in the boost rectifier system described in Chapter 2, as shown in 
Fig. 4.9. These simulations, performed in CASED, are used to determine whether Burton's COT 
ANN is applicable to both the boost rectifier and the SCIM. It should be noted here that the COT 
ANN parameters, inputs and outputs, are identical to those presented at the end of Chapter 3. 

















Fig. 4.9 ANN controlled Boost Rectifier block diagram 
The model shown in Fig. 4.9 consists offive user-defined modules linked together in the CASED 
work space to form a closed loop system, namely: 
I) a COT ANN stator current controller and voltage controller module developed by Burton 
[BURTONI] (code provided in APPENDIX B.7). Fig. 4.10 shows the flow diagram of 
the COT ANN current controller module source code. The following main steps are 
sequentially executed in the program: 
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All the simulation parameters and variables Ce.g. sampling period), 
identification ANN parameters and variables C e.g. ANN size, gains, initial 
weights, inputs), induction motor parameters and variables C e.g. 
impedances, initial conditions etc.) are initialised. 
The main loop starts when an enable or interrupt signal is received. 
Steps 4 to 9 are omitted if the loop counter value is less than the 
corresponding start time T start. 
v It and vp are written to the predefined port memory address for processing 
by the PWM controller model. 
The digital values of the A B and C phase source voltages and currents are 
then read in from the predefined dual port memory addresses and 
converted to floating point numbers. 
The voltage PI loop output is calculated. 
The ANN input ~Ck+ 1 )=iCk) is formed. 
~Ck+ 1) is forward propagated through the ANN to obtain XCk)=Iel(lc-l)C.). 
f{k+ 1 ) is calculated, either with or without the use ofthe reference model 
[BURTONl], and used with (l-l)(.) and constant Cv to calculate Y·Ck) 
using Eq. C2.11) from Chapter 2. 
The ANN output error eyCk) = iCk) - tCk) is calculated and backpropagated 
through the ANN to calculate WCk+l) and VCk+l), which represents 
(l-l)C.), for the next sampling period. 
Step 11 is omitted if the specified loop count corresponding with Tend has 
been reached. 
The main loop counter is updated and the program returns to step 2. 
Investigation of a Continuously Online Trained Artificial Neural Network Current Controller 
for a Boost Rectifier System 
INCREMENT 
main loop counter 
Chapter 4 
START 
t < Tat 
WRITE VOLTAGE 
va and vl'to PWM 
FORM ANN INPUT 







Fig. 4.10 Flow diagram of COT ANN CASED module for boost rectifier 
with voltage controller. 
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2) a PWM controller module developed by Chathury [CHATHURY1] (code provided in 
APPENDIX BA). Fig. 4.11 shows the flow diagram ofthe PWM control module source 
code. The following main steps are sequentially executed in the program: 
3) 





The module reads in the v tt and v p values from the predefined port memory 
address, where they where saved by the COT ANN controller. 
The module calculates modulating signals, by simulating the Hanning PBM 
1/87 ASIC's [HANNING1] operation (this ASIC is a PWM generator). 
This ASIC is used by Burton [BURTONl-3] and Chathury 
[CHATHURYl-3] in their respective researches. 
The switching times are calculated. 
The module then generates CASED switching events, which are written 
to a predefined port address to control the power electronic inverter. 
a user-defined three-phase source module (code provided in APPENDIX B.6). Fig. 
4.12 shows the flow diagram of the three-phase module source code. The following main 
steps are sequentially executed in the program: 





The simulation parameters and inputs are set. 
The A, Band C phase to neutral currents are calculated. 
The A, Band C line voltages are calculated. 
The voltage values are written to predefined port addresses. 
4) a general converter module (CASED library model). 
5) a resistive load module (CASED library model). 
Fig. 4.13 presents an example of the simulation results obtained under these conditions. It is seen 
that the COT ANN current controller becomes divergent, which suggests that the COT ANN 
current controller structure must be changed to achieve convergent operation with the boost 
rectifier. 
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Fig. 4.12 Three-phase source flow diagram 
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0.3 0.35 0.4 
Fig. 4. 13 (a) Phase A supply current (I'3) and COT ANN alpha reference current (1ft ref) 
(internal reference variable), (b) Current tracking error -
The COT ANN current controller's inputs and outputs are then changed to comply with the 
Narmax model of the boost rectifier, as described in section 4.2.1. The restructured COT ANN 
current controller is then used with the boost rectifier for further evaluation (with the same 
internal variable and constant settings used in Chapter 3), the DC link capacitor is pre-charged 
to its nominal voltage as it would be in a normal drive. It should be noted that the results 
presented in this section, are obtained using a simple proportional controller as the DC voltage 
control loop (as shown in Fig. 4.9), for the motoring mode of the boost rectifier only, unless 
otherwise stated. 
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Fig. 4.] 4 presents an example of divergent operation of the COT ANN current controller, 
obtained while determining the incoming line impedance range for convergent controller 
operation. In this example, the system line currents become divergent as the incoming line 
impedance becomes too large (50mH). In this case the COT ANN controller demands large 
currents in order to compensate for the line impedance voltage drop. Unfortunately the boost 
rectifier cannot source these large currents, dropping the DC link voltage to zero causing the 
COT ANN controller to become divergent. Fig. 4.15 shows the corresponding three phase line 
currents, for the above example. Here it can be seen that all three line currents become divergent 




~ - 0 c 










u 100 "0 
::J 
50 
0 .05 0.1 0.15 0 .2 0.25 0 .3 0 .35 0.4 
Time [sec] 
Fig. 4. 14(a) Phase A supply current (Is.) and COT ANN alpha reference current (In ref), 
(b) DC link Voltage -
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Fig 4.15 A (Iso), B (Isb), and C (l ,c) phase currents 
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Successive tests are then performed, in the same manner as described in Chapter 3, in order to 
determine the COT ANNs dependencies on its internal constant and variable set points. These 
dependencies are then used to tune the COT ANN current controller to an operating point that 
achieves efficient, convergent system control. It should be noted that the desired COT ANN 
current controller operating point is chosen relative to the response obtained by Chathury' s 
[CHA THURYI-3] research. Furthermore, this section investigates whether the structural size 
of the COT ANN can be reduced, minimizing the computational power required by the COT 
ANN current controller. 
The following variables are investigated during the tests, to determine the desired operating point 
for the ANN (it should be noted that the momentum rate is omitted from this investigation): 
1) ANN learning rate (B), 
2) ANN voltage constant (Cv), 
3) PWM switching frequency (than), 
4) ANN sampling rate (fs), 
5) a/~ current and voltage feedback terms, and 
6) The DC link voltage controller proportional gain (Kp) 
The subsequent subsections analyse the simulation results, and show the method used to 
determine the desired operating point for the ANN current controller. 
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4.3.1 ANN Learning Rate 
Successive tests are performed using a variable learning rate, while fixing the other variables, to 
determine the effect of the learning rate on the performance of the COT ANN current controller. 
The first series of results shown in Fig. 4.16 are taken with a low learning rate (B), i.e. the ANN 
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Fig. 4.16 (a) Phase A supply current (Iso) and COT ANN alpha reference current (Ia ref), with 
Cv = 2.0 pu, t: = 4 kHz, fhan = 4 kHz, and Learning Rate of 0.01 pu, (b) Current 
tracking error 
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The second series of results shown in Fig 4.17 are obtained with a higher learning rate (0 .1). 
I I I 
I I 
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lime [sec] 
0.25 0.3 0.35 0.4 
Fig. 4.17 (a) Phase A supply current (Isa) and COT ANN alpha reference current (IaJer), with 
Cv = 2.0 pu, f. = 4 kHz, ~\3n = 4 kHz, and Learning Rate of 0.1 pu, (b) Current 
tracking error 
The results show that the ANN has an improved tracking capability (lower tracking error) at high 
learning rates, thus the ANN will be operated with a high learning rate (B = 0.05 cD B = 0.1), to 
achieve the desired system response. 
Investigation of a Continuously Online Trained Artificial Neural Network Current Controller 
for a Boost Rectifier System 
Chapter 4 Page 4.22 
4.3.2 ANN Voltage Constant 
Successive tests are performed with a variable voltage constant, C", while fixing the other 
variables, to determine the effect of the voltage constant on the performance of the ANN current 





















o 0.05 0.1 0.15 0.2 
Time [sec] 
0.25 0.3 0.35 0.4 
Fig. 4.18 (a) Phase A supply current (Is,) and COT ANN alpha reference current (IuJef), 
with Cv = 10.0 pu, t: = 4 kHz, fhan = 4 kHz, and Learning Rate of 0.05 pu, 
(b) Current tracking error 
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Fig. 4.19 (a) Phase A supply current (Isa) and COT ANN alpha reference current (IaJef), 
with Cv = 1.0 pu, t: = 4 kHz, fhan = 4 kHz, and Learning rate of 0.05 pu, 
(b) Current tracking error 
, 
0.4 
From these results and many other trials, for different values ofC", it is concluded that the voltage 
constant should be between 0.8 and 1.2, to achieve the desired transient response. 
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The final set of tests, shown in Fig. 4.20, shows that the desired operating point (in comparison 
to Chathury's system response) was with a learning rate between 0.1 and 0.15, and a voltage 
constant between 1.0 and 1.1. At this point, the controller is achieving current convergence after 
150 milliseconds, with a low initial overshoot (less than 40 %), as shown in Fig. 4 .20 above. 
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0.25 0.3 0.35 0.4 
Fig. 4.20 (a) Phase A supply current (Isa) and COT ANN alpha reference current (la ref), 
with Cv = 1.1 pu, f. = 4 kHz, fhan = 4 kHz, and Learning rate of 0.12 up, (6) Current 
tracking error 
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4.3.3 PWM Switching Frequency (fhan) 
While performing the simulations, the PWM switching frequency (fhan) is maintained equal to the 
ANN sampling frequency, as a default setting. An investigation of the PWM switching 
frequency, shows the system is convergent with a PWM switching frequency greater than the 
ANN sampling frequency (Fig. 4 .21), but is divergent with a PWM switching frequency lower 
than the sampling frequency, thus it is suggested that the PWM switching frequency be set equal 
to the ANN sampling frequency to achieve the best transient response, with a low initial 
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Fig. 4.21 (a) Phase A supply current (Isa) and COT ANN alpha reference current (la n:f), 
0.4 
with Cv = 1.1 pu, t: = 4 kHz, fhan = 8 kHz, and Learning rate of 0.12 pu, (b) Current 
tracking error 
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4.3.4 ANN Sampling Frequency (fs) 
The ANN sampling frequency (~) is varied, while fixing the other variables, to determine the 
ANN's most efficient point of operation. Fig. 4.22 shows results taken with a medium sampling 
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Fig. 4.22 (a) Phase A supply current (Isa) and COT ANN alpha reference current (Ia ref), 
with Cv = 1.1 pu, ~ = 10kHz, fhan = 10kHz, and Learning Rate of O. 12 pu: 
(b) Current tracking error 
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The second set of results (Fig. 4.23) illustrates the ANN's response at a sampling frequency of 
15 kHz. In Fig. 4.23 , the COT ANN current controller cannot achieve convergence between the 
phase A source current (Isa) and ANN reference current (la ref), hence the reference current 
increases as the voltage controller error increases in magnitude (system becomes unstable) . 
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Fig. 4.23 (a) Phase A supply current Osa) and COT ANN alpha reference current Oa rer), 
with Cv = 1.1 pu, ~ = 15 kHz, fhaD = 15 kHz, and Learning rate of 0.12 pu,-
(b) Current tracking error 
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Fig. 4.24 shows that the overall current tracking error is reduced at a sampling frequency of 4 
kHz, it can be seen that the best transient tracking response is achieved with a sampling frequency 



















0.25 0.3 0.35 0.4 
Fig. 4.24 (a) Phase A supply current (lsJ and COT ANN alpha reference current (la ref), 
with Cv = 1. 1 pu, t: = 4 kHz, fhan = 2 kHz, and Learning rate of O. 12 pu, (6) Current 
tracking error 
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4.3.5 Alpha/Beta Current and Voltage Feedback Terms 
The number of inputs are reduced by omitting the delayed alphalbeta current and voltage terms 
(the (k-l) terms, shown in Fig. 4 .5) from the ANN input, thus simplifying the ANN structure, 
reducing its computation cycle. The results shown in Fig 4.25 show that the ANN' s tracking 
capability is reduced under these circumstances, due to the reduction in available training 
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Fig. 4.25 (a) Phase A supply current (Isa) and COT ANN alpha reference current (la rer), 
with Cv = 1.1 pu, r. = 4 kHz, fhan = 2 kHz, and Learning rate of 0 .12 pu, no J(k-l) 
terms, (b) Current tracking error 
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Further simulations are performed with the delayed current terms in place, while omitting the 
delayed voltage terms, thus allowing the ANN additional information, in order to train. Fig. 4 .26 
depicts the system response under these conditions. 
(a) 
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Fig. 4 .26 (a) Phase A supply current (lsa) and COT ANN alpha reference current (la ref), 
with Cv = O. 1 pu, f. = 4 kHz, fhan = 2 kHz, and Learning Rate of O. 12 pu, no I(k -1 ) 
terms, (b) Current tracking error 
Thus the COT ANN may be operated while omitting the AJpha\Beta delayed voltage terms, which 
means that the ANN' s structure may be simplified, by reducing the number of input and hidden 
nodes, thereby reducing the ANN's calculation cycle. 
Investigation of a Continuously Online Trained Artificial Neural Network Current Controller 
for a Boost Rectifier System 
Chapter 4 Page 4.3 1 
4.3.6 Proportional Gain Kp 
The aim of this section is to tune the voltage controller, to achieve a regulated DC link voltage. 
Successive tests are performed to obtain the desired proportional gain for efficient and stable 
voltage regulation. Sample plots are shown below to demonstrate the effect of the proportional 
gain on the voltage regulation . Figs. 4 .27, and 4.28 are taken for a low proportional gain 






































0.25 0.3 0.35 0.4 
Fig. 4.27 (a) Phase A supply current (lsa) and COT ANN alpha reference current (lit ref), 
with Cv = 1. 1 pu, t: = 4 kHz, fhan = 4 kHz, and B = 0.12 pu, ~ =0.01 pu, Cb) Current 
tracking error 
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Fig. 4.28 (a) DC link voltage, (b) DC link tracking error, with Cv = l.1 pu, t: = 4 kHz, 
~tan = 2 kHz, B = 0.12 pu, Kp = 0.01 pu 
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Fig. 4.29 (a) Phase A supply current (Is.) and COT ANN alpha reference current (IctJcf), 
with Cv = 1.1 pu, t: = 4kHz, ~l3Il = 2kHz, B = 0.12 pu and ~ = 0.15 pu, (b) Current 
tracking error 
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Fig. 4.30 (a) DC link voltage, (b) DC link tracking error, with Cv= 1.1 pu, t: = 4 kHz, 
fhan = 2 kHz, B = 0.12 pu, l<p = 0.15 pu 
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The final series of results taken (Fig. 4.31 and 4.32) are for a high proportional gain (1 .0). 
(a) 
1oo~------~--------~--------~--------~------~ 
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Fig. 4.31 (a) Phase A supply current (IsJ and COT ANN alpha reference current (IaJef), 
with Cv = 1.1 pu, t: = 4kHz, fhan = 2kHz, B = 0.12 pu and ~ = 1.0 pu, (b) Current 
tracking error 
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Fig. 4.32 (a) DC link voltage, (b) DC link tracking error, with Cv= 1.1 pu, f. = 4 kHz, 
~,an = 2 kHz, B = 0.12 pu, Kp = 1.0 pu 
It can be concluded, that the voltage regulator should be operated with a proportional gain 
between 0.15 and 0.2, to achieve the desired voltage regulation. The ANN current controller 
variables are adjusted to the desired operating point as described above, and re-simulated, 
providing Figs. 4.33 and 4.34. 
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Fig. 4.33 (a) Phase A supply current (Isa) and COT ANN alpha reference current (Ia rer), 
with Cv = 1.1 pu, t: = 4 kHz, fhan = 2 kHz, B = 0.12 pu and ~ = 0.15 pu, (b) Current 
tracking error 
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Fig. 4.34 (a) DC link voltage, (b) DC link tracking error, with Cv= 1.1 pu, f,. = 4 kHz, 
~lan = 2 kHz, B = 0.12 pu, I<p = 0.15 pu 
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The simulation results show that the desirable operating conditions for the COT ANN current 
controller can be achieved at the following operating points: 
7) ANN Learning rate B = 0.12 pu 
8) ANN Voltage constant Cv = 1.1 pu 
9) PWM Switching frequency than = 2 kHz 
10) ANN Sampling frequency fs = 4 kHz, 
11 ) Proportional gain Kp = 0.15 pu 
At these operating points, the best current tracking capability is achieved, and the DC link voltage 
is regulated to the desired value of 212 volts as shown in Fig. 4.34. Furthermore at these 
operating points, the voltage steady-state tracking error is in the order of 5 %, which is 
comparable to the approximately 5 % error achieved by Chathury (see [CHATHURYl] Fig. 7.5 
pp 7.9). Unfortunately the current steady-state tracking error is in the order of 40 to 45 %, 
whereas Chathury achieved an error of approximately 10 to 15 % (see [CHATHURYl] Fig. 7.5 
pp 7.9). It should be noted that Chathury's research does not document an exact value for the 
steady-state tracking error, therefore the errors stated above are approximations from his results, 
as an exact value cannot be achieved from the figures in Chathury's thesis. 
In conclusion, the simulations have shown that the steady-state current error achieved with the 
COT ANN is larger than that achieved by Chathury. However, it is theoretically feasible to use 
the COT ANN current controller to control a boost rectifier. 
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4.4 Summary 
This chapter analyses the feasibility of replacing Chathury' s current controller with a COT ANN 
current controller, to control a boost rectifier, by means of simulation. The investigation revealed 
that Burton's COT ANN current controller for the SCIM could not be directly applied to the 
boost rectifier. The COT ANN inputs, outputs and internal variables had to be changed 
according to the procedure set out by Wishart [WISHAR T 1], to control the boost rectifier. The 
changed COT ANN current controller was then adjusted to achieve satisfactory behavior. 
This chapter shows that the COT ANN current controller must be finely "tuned" otherwise it 
cannot achieve current convergence. The "tuning process" used to achieve convergent operation 
of the COT ANN current controller, while achieving a reliable transient response under fault 
conditions, was discussed, and the simulation results indicate that a COT ANN current controller 
could be used with a boost rectifier. However, it is shown that the Chathury's current controller 
has superior current tracking capabilities. 
The next chapter describes the feasibility study that was performed, to ascertain whether the COT 
ANN could be implemented using a DSP. 
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CHAPTERS 
FEASIBILITY OF USING A DSP-BASED COT ANN 
CURRENT CONTROLLER 
5.1 Introduction 
Chapters 1 and 2 provided an overview ofthe research performed by Chathury, and Burton on boost 
rectifiers and COT ANN current controlled SCIM drives respectively. In Chapter 2 it was proposed 
to extend Chathury' s by using a COT ANN current controller for the boost rectifier [CRA THUR YI] . 
In Chapter 3 Burtons simulations were extended to include the nonlinear effects of the PWM and 
inverter, and the COT ANN parameters were modified which enabled frequencies up to 100 Hz to 
be achieved. In Chapter 4 a Narmax model [WISHARTI] of the boost rectifier was developed to 
determine the inputs, outputs and structures of the COT ANN current controller for the boost 
rectifier. The COT ANN current controller system was then implemented and simulated in the boost 
rectifier, the results showed that it was a viable controller. 
This chapter conducts an investigation, to determine whether any of the currently available DSP' s are 
suited for real-time implementation of a COT ANN current controller. The aim of this investigation 
is twofold, firstly, to ascertain whether a single processor-based DSP card could provide superior 
performance to that of the Transputer, and secondly, whether it will comply with the requirements 
of a minimum COT ANN sampling frequency of 4 kHz, as established in Chapter 4. 
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5.2 Processor Requirements 
AB stated in Chapter 2, Burton's system was limited to a maximum COT ANN sampling frequency 
of500 Hz due to the processing speed of the Transputer. However, the feasibility study performed 
in Chapters 3 and 4 showed that a sampling frequency of between 4 and 10kHz was required to 
achieve convergent COT ANN operation. At the time of writing this thesis, the fastest and most cost 
effective commercially available single processor solution was the TMS320C32 DSP processor, 
which was available as a PC-BASED card (ADC64 card), from Innovative Integration [IlIl This 
chapter investigates the cycle time required for the operation of the controller, in order to determine 
the feasibility of using this DSP to implement the controller. Chapters 3 and 4 showed that a 
minimum sampling frequency of 4 kHz is necessary for the COT ANN to operate convergently. Thus 
a processor is required which can operate at approximately eight (8) times the speed of the 
Transputer. 
The next subsection compares the transputer's performance to the ADC64 DSP card. 
5.2.1 Transputer versus ADC64 DSP card 
The T800 Transputer-based EPHSC used by Burton [BURTONI-2] is a 32-bit CMOS 
microcomputer, which is generally used for real time processing functions. The Transputer 
benchmark is its perfonnance of 10 million instructions per second (MIPS) [INMOSI]. 
The ADC 64 card, which utilises a TMS320C32 DSP, is an enhanced 32-bit floating point processor 
operating at 60 MHz (now available at 150 MHz), with a perfonnance of30 MIPS [TIll The 
superior perfonnance statistics of the ADC64 DSP card, suggests that it should be able to achieve 
a COT ANN sampling frequency of three (3) times that achieved by Burton on the Transputer. 
The next section perfonns a real-time investigation using the ADC64 DSP card, to determine the 
attainable COT ANN sampling frequency, as discussed above. 
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5.2.2 Controller Computational Requirements 
This section will ascertain the processing time required by using Burton's hand optimised C code of 
the COT ANN controller to perform its necessary control functions, on the DSP. It should be noted 
that the COT ANN requires double precision floating point operation to perform all its necessary 
control functions. The Hyperception RIDE40 real-time workspace is utilised as the operating 
platform for this investigation. 
Hyperception's RIDE40 software is based on a revolutionary concept in Digital Signal Processing 
(DSP) and related fields, that address scientific and engineering problems through the use of 
individual software applications running under the Windows environment [HYPERSIGNAL1]. 
Hypersignal also provides support for a number of optional plug in DSP/acquisition cards, such as 
the Innovative Integration PC32 and ADC64 DSP cards [IT 1 ], to allow associated Real-time Signal 
processmg. 
The boost rectifier used for this investigation is identical in all respects to the one used by Chathury 
[CHATHURYl-3] in his research. The hardware profile is described in detail in APPENDIX D. 
The real-time model shown in Fig. 5.1 consists of two user-defined software blocks, linked together 
in the Hypersignal workspace, to form a closed loop system, namely: 
1) a COT ANN stator current controller and voltage controller block (code provided in 
APPENDIX C.2). Fig. 5.2 shows the flow diagram of the COT ANN current controller 
module source code. The following main steps are sequentially executed in the program: 
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All the simulation parameters and variables (e.g. sampling period), 
identification ANN parameters and variables (e.g. ANN size, gains, initial 
weights, inputs), induction motor parameters and variables (e.g. impedances, 
initial conditions etc.) are initialised. 
The main loop starts when an enable or interrupt signal is received. 
Steps 4 to 9 are omitted if the loop counter value is less than the 
corresponding start time T start. 
Vu. and v~ are written to PWM control block inputs. 
The digital values of the A Band C phase source voltages and currents are 
then read in from the ADC64 cards Analog to digital converter and converted 
to floating point numbers. The synchronisation process is then performed, to 
attain a unity power factor. 
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Fig. 5.2 Flow diagram of the Hypersignal real-time COT ANN 
controller, including voltage control, for a boost rectifier. 










The voltage PI loop output is calculated. 
The ANN input ~(k+ I )=~(k) is fonned. 
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~(k+ I) is forward propagated through the ANN to obtain y(k)=fel(k-l)(.) . 
i"(k+ 1) is calculated, either with or without the use of the reference model 
[BURTONI], and used with fel(k-I)(.) and constant Cv to calculate y·(k) using 
Eq. (2.11) from Chapter 2. 
The ANN output error ey(k) = i(k) - i"(k) is calculated and backpropagated 
through the ANN to calculate W(k+l) and V(k+I), which represents 
fetl)(.), for the next sampling period. 
Step 11 is omitted if the specified loop count corresponding with T cnd has been 
reached. 
The main loop counter is updated and the program returns to step 2. 
2) a PWM control block (C code provided in APPENDIX C.1). Fig. 5.3 shows the flow 
diagram of the PWM control block source code. The following main steps are sequentiaIIy 
executed in the program: 





The module reads in the Vu. and vI} values from the ANN controller outputs. 
The module calculates modulating signals, by simulating the Hanning PBM 
1/87 ASIC's [HANNING1] operation (this ASIC is a PWM generator). 
The switching times are calculated. 
The module then generates switching events, which are written to the Inverter 
switching devices. 
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Fig. 5.3 Flow diagram of real-time PWM block 
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These blocks are configured in such a way, that a bit is set high at the beginning of the controller 
calculation cycle, and reset when the control variables are written out. Fig. 5.4 shows the 
processing pulse obtained from the combined PWM/COT ANN controller (this is total processing 
time of the COT ANN back and forward propagation, and the PWM), while running in real-time on 
the DSP card. 
It should be noted that Burton's hand optimised C code structure is used here to minimise the 
calculation cycle. Each block is tested individually to check its operation, by monitoring the system 
I/O and the internal calculation values and cycles. Finally the PWM block is tested in the 
commissioning of a voltage/frequency drive. 
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Fig. 5.4 Calculation cycle of the combined PWMlCOT ANN control software 
for the boost rectifier 
The processing cycle, obtained using a COT ANN sampling rate of 1.2 kHz, and a PWM switching 
frequency of600 Hz, is shown in Fig. 5.4. From Fig. 5.4, it can be seen that the controller requires 
approximately 480 microseconds to perform the necessary functions. It is also noted that the 
calculation cycle time increases occasionally, due to calculations being performed by the COT ANN. 
Under these conditions, the COT ANN requires 460 microseconds to perform its matrix calculations 
and manipulations, as shown in Fig. 5.5; the remainder of the time is used by the AID read and PWM 
write functions . Thus it is important to minimise the COT ANN calculation cycle, or to obtain a 
platform that can provide sufficient processing speed to sustain the COT ANN calculation cycle at 
the desired operating point. It should be noted that the code could be further hand optimised to 
obtain further speed increases, but it would still be insufficient for the requirements of this thesis. 
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Fig. 5.5 COT ANN matrix and calculation time cycle 
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If these values, shown in Fig 5.4, are extrapolated, it is seen that the TMS320C32 DSP processor can 
only execute the controller at a maximum sampling frequency of 1.5 kHz (approximately three times 
that achieved with the Transputer). This result agrees with the performance evaluation performed 
in the previous section. Under these conditions the COT ANN is divergent, as shown in Fig. 5.7, 
which agrees with the simulation results obtained in Chapter 3 and 4. Fig. 5.6 and 5.7 present an 
example of the simulation and practical results obtained using a COT ANN sampling frequency of 1. 5 
kHz, respectively. Here it is seen that the practical and simulated system exhibits similar responses, 
except that the actual phase currents are larger. This is due to system parameter differences between 
the simulation and practical systems, and the non-ideal resistance's and inductances, which can not 
be accounted for in CASED. Furthermore, the noise in the practical AC supply phase A current in 
Fig. 5.7 is attributed to the impedance of the three-phase Variac used in the practical system, across 
which the voltage spikes and transients appear, due to the switching action of the boost rectifier. 
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Fig. 5.6 (a) Phase A supply current (Isa) and ANN alpha reference current (la ref), with Cv = 1.1 , 
Ts = 1.5 kHz, Than = 0.75 kHz, B = 0.12 and ~ = 0.15, (b) Current traclcing error 
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According to the simulations, the COT ANN should be operated at sampling frequencies above 
4 kHz, before convergent operation is achievable. It can thus be concluded that the TMS320C32 
DSP's (ADC64 card) processing speed is insufficient to implement the real-time controller. 
Therefore, it is not feasible to implement the COT ANN current controller for the boost rectifier using 
the TMS320C32 DSP. 
5.2.3 Proposed DSP solution 
A single processor, which does not contain multiple processing paths, is desirable as it eliminates the 
need for code scheduling, which is required by a multiple processor platform. This allows for easy 
controller implementation, and results in a more cost effective solution. At the onset of the research 
presented in this thesis, a single processor with a sufficiently high processing speed had not yet been 
released. During the latter part of the writing of this thesis, the TMS320C67 DSP was released. 
This section compares the TMS320C32 and TMS32C67 DSP' s, in order to determine whether the 
TMS320C67 can provide sufficient processing speed to implement the COT ANN with a sampling 
frequency of 4 kHz. 
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The TMS320C32 DSP has a performance of 30 MIPS, and 60 MFLOPS [TI1], whereas the 
TMS320C67 has a performance of 1336 MIPS and 250 MFLOPS [TI2] at 167 MHz for double 
precision operations. Thus the TMS320C67 DSP floating point operation speed is 5 times faster 
than that of the TMS320C32 DSP, and 40 times faster when compared on MIPS. The TMS320C67 
DSP should achieve a COT ANN sampling frequency of at least 5 times higher than that achieved by 
the TMS320C32. In the previous section, it was shown that the TMS320C32 DSP's processor 
could only achieve a COT ANN sampling frequency ofl .5 kHz, which suggests that the TMS320C67 
DSP should be able to achieve a minimum COT ANN sampling frequency of 20 kHz. 
As mentioned in the previous section, the COT ANN requires 460 microseconds to perform all its 
calculations and matrix functions, on the TMS320C32 DSP, which has a single ALU (Arithmetic 
Logic Unit) . However, the TMS320C67 has 4 ALU's which will speed up the calculation process 
by allowing the software to be split and run as parallel processes, provided the code is optimised to 
use multiple ALU's for matrix and vector multiplication. 
As mentioned previously, the TMS320C67 DSP was released at the latter part of writing this thesis. 
Therefore it was possible to obtain a TMS320C67 DSP at the completion of the writeup, to perform 
the calculation cycle test for comparison with that obtained for the COT ANN operating on the 
TMS320C32 DSP card. 
The processing cycle was obtained utilising the identical code and 110 structure described for the 
TMS320C32 processor above. The processing cycle, obtained using a COT ANN sampling rate of 
10 kHz, and a PWM switching frequency of 5 kHz, is shown in Fig. 5.8. From Fig. 5.8, it is seen 
that the controller requires approximately 74 microseconds to perform the matrix calculations and 
manipulations. 
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Fig. 5.8 Calculation cycle of the combined PWMJCOT ANN control software for the 
boost rectifier on the TMS320C67 DSP 
From this it is shown that the TMS320C67 DSP has sufficient processing power to implement a real-
time COT ANN current controller for a boost rectifier. It is proposed that further research be 
performed, using the TMS320C67 DSP, to implement the COT ANN current controller for a boost 
rectifier. The code implemented on the TMS320C32 DSP, as described in section 5.2.2, requires 
slight changes, before it can be implemented on the TMS320C67 DSP, as they have a similar 
structure. However the hardware requires major modifications, such as the redesign of the PWM 
card, to enable it to operate with the TMS320C67 DSP. These changes require an extra years worth 
of work, which is beyond the scope of this thesis. 
In summary it has been shown that the TMS320C67 DSP can be used to implement a COT ANN 
current controller for a boost rectifier. However the final implementation of the system will be part 
of further research. 
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5.3 Summary 
The TMS320C32 DSP is reviewed as a possible operating platform for the implementation of the 
COT ANN current controller. However when the controller is run on the DSP, it is found that the 
DSP can only support COT ANN sampling frequencies up to 1.5 kHz. At this operating point, the 
controller becomes divergent, which agrees with the simulation results obtained in the feasibility 
study, performed in Chapter 3 and 4. 
The TMS320C67 DSP provides an operating platform, which can sustain the sampling speeds 
required by the COT ANN current controller. It can be concluded that the TMS320C32 DSP is too 
slow to implement the COT ANN current controller, but the TMS320C67 provides sufficient 
processing capability to implement the COT ANN. 
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CHAPTER 6 
CONCLUSION AND RECOMMENDATIONS 
6.1 General 
In South Africa QoS has become a noticeable and costly problem for the industrial and commercial 
sectors, as it affects both machinery and controls. Furthermore, Industry uses a large number of 
VSD's, where the rectifier consists of either a six-pulse diode rectifier, or a phase controlled thyristor 
rectifier, both of which cause non-sinusoidal supply currents. These currents result in harmonic 
distortion and non-unity power factor operation, which can create Quality of Supply problems further 
down the line for other energy consumers. The research described in this thesis was to determine 
the feasibility of using a COT ANN current controlled boost rectifier, by combining the works of 
Chathury [CHATHVRYI-3] and Burton [BURTONI-2]. This strategy is used, because the COT 
ANN is self commissioning and adaptive, and therefore does not rely on any specific prior or 
continually updated knowledge of system parameters. Whereas the conventional controller has to 
be tuned using prior knowledge of the system parameters. The COT ANN allows the system to be 
able to overcome the transient effects ofQoS on the rectifier system, due to its adaptive properties. 
The question of whether or not a real-time adaptively controlled rectifier can be used to overcome 
QoS problems will form the basis of future research. This is due to the unavailability of a single 
processor-based DSP with sufficient processing power to implement the COT ANN current 
controller, at the time of writing the thesis. The TMS320C32 and TMS320C67 DSP's were 
evaluated as possible platforms for the implementation of the practical COT ANN current controller 
for the boost rectifier. It was identified that the TMS320C32 processor had insufficient processing 
speed to implement the controller, whereas the TMS320C67 had sufficient processing speed. 
Unfortunately a TMS320C67 processor was only made available at the University, at the time when 
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the thesis writing was complete. 
Chapter 2 provided an overview of the pertinent theory and results of the work performed by 
Chathury [CHATHURYI] and Burton [BURTONI] on Voltage Source boost rectifiers and COT 
ANN current controllers respectively. Furthermore, it described the basic structure, inputs and 
outputs required by the conventional current controller of Chathury and the COT ANN current 
controller of Burton, for use in the development of the COT ANN current controller for the boost 
rectifier in Chapter 4. 
Chapter 3 presented the results oftwo CASED simulation studies performed, using the existing COT 
ANN current controlled VSI fed squirrel cage induction motor model, developed by Burton 
[BURTONI]. The initial set of simulations, performed in CASED, duplicated the simulations 
performed by Burton [BURTONI] (in this model the inverter was omitted) in order to become 
familiar with a new simulation package (CASED) and to determine its accuracy in comparison with 
Burton's simulations. This was followed by a comprehensive simulation study using CASED, 
applying the COT ANN current controller to a Voltage-Source Inverter (VSI) fed Squirrel Cage 
Induction Motor (SCIM) drive model. This model included the inverter and PWM switching block 
in order to gain an understanding of the nature and form of the COT ANN while operating under the 
non-linear effects of the Voltage-Source Inverter (VSI) SCIM drive. The simulations were then 
discussed and analysed to gain familiarity with the COT ANN current controller developed by Burton, 
and to evaluate the conditions under which the COT ANN could operate and achieve convergence 
under the non-linearities of the inverter and PWM. 
In Chapter 4, the structure of the COT ANN current controller developed by Burton [BURTONl] 
was described, along with the variable and 110 changes required in order to realise a COT ANN 
current controller that could control a boost rectifier. This makes use of the mathematical model of 
a boost rectifier discussed in Chapters 2, and 4. The tuned COT ANN current controller was then 
simulated in CASED, to verify its effectiveness in controlling a boost rectifier. The findings of this 
chapter, was that in theory, a COT ANN current controller could be used to control a boost rectifier. 
Conclusion 
Chapter 6 Page 6.3 
Chapter 5 presented the concept of implementing the real-time COT ANN current controller using 
a single processor-based DSP. It was proven that none of the currently available single processor-
based DSP' s are fast enough to implement the real time COT ANN current controller, with a 
sampling frequency of 4 kHz or higher. The chapter evaluated and compared the TMS320C32 and 
TMS320C67 DSP's, outlining why the existing single processor-based DSP' s are not powerful 
enough to implement the COT ANN current controller. 
In conclusion, the simulations showed that a COT ANN current controller can be used to control a 
boost rectifier. 
6.2 Suggestions for Further Work 
This thesis established the initial step toward developing a COT ANN current controlled boost 
rectifier for the use in variable speed drives, and many other power conversion applications. The 
research concentrated on the development of a current controller to control a boost rectifier. 
Specific suggestions for future work are listed below: 
a. The new C67 DSP should be investigated as the operating platform for the real-time 
COT ANN current controller. This would form a good extension to the feasibility 
study discussed in this thesis. 
b. Once the real-time COT ANN current controller has been implemented, a feasibility 
study should be performed to determine whether the real-time system is in agreement 
with the simulation results obtained in this thesis. 
c. An investigation should be performed to evaluate and compare the COT ANN current 
controller to conventional current controllers. 
d. Further research should be performed with the COT ANN current-controlled 
converter to identify to what extent the system can be used to overcome voltage dips 
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and other QoS problems in networks. It is suggested that a dip generator be 
developed, where the magnitude and duration of the voltage dip/fluctuation can be 
varied. This piece of equipment should be used with the converter to identify the 
class of dip that the system can withstand (i.e., under what conditions it will maintain 
a constant DC link voltage) in comparison to conventional systems. 
e. Finally, it is suggested that research should be performed to investigate the effects of 
voltage dips or fluctuations on a cascaded converter inverter system, as shown in 
Chapter 1 Fig. 1.2. This research could used in the Paper and Pulp industry where 
voltage dips cause system synchronisation loss (i .e., paper winder and un-winder 
VSD's lose synchronisation), which in turn causes paper breaks and system down 
time. The overall objective of the investigation would be to develop a cascaded 
controller that could ensure that two inverters, for example in a paper winder / un-
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APPENDIX A 
DERIV A TION OF EQUATIONS 
A.I Equations for the Boost Rectifier Power Conversion System in DQ 
Coordinates 
The mathematical model of the FCR based power conversion system shown in Fig. Al can be 
derived by using Kirchoff's Voltage Law (KVL) and a power balance equation. The equations for 
the system were formulated in the three-phase a-b-c coordinate system using KVL. The direct Park's 

















Fig. A 1 FCR-based power conversion system 




The following equations describing the dynamics of the AC side of Fig. 3.14, may be written by 
applying Kirchoff's Voltage Law: 
Derivation of Equations 
Appendix A 
disa 
Ls- + Rsisa = Usa - Uua 
dt 
disb 
Ls dt + Rsisb = Usb - Uub 
disc 
Ls dt + Rsisc = Use - Uuc 
The supply volt ages are assumed to be: 
Usa = UmCOS(OJt) 
2lr 
Usb = UmCOS(OJt - 3) 
2lr 
Use = UmCOS(OJt + 3) 
Eq. (A2) may be re-written in vector-matrix form as follows: 
z. X = A. x + B. Us + C. Uu -- -- -- --
where: 
:! = [isa isb iseY ,'!is = [Usa Usb UseY 
~ = [Uua Uub UueY 
and: 
-Rs 0 0 1 0 0 
A= 0 -Rs 0 B= 0 1 0 
0 0 -Rs 0 0 1 
-1 0 0 Ls 0 0 
c= 0 -1 0 Z= 0 Ls 0 
0 0 -1 0 0 Ls 
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Assuming this to be a lossless converter, a further equation describing the dynamics of the system 
may be written by equating the instantaneous AC power into the FCR to the instantaneous DC output 
power to obtain: 
1 dUdc 2 Udc 2 
Uuaisa + Uubisb + Uucisc = - C -d + --
2 t Ro 
(A6) 
Eqs. (AI) and (A6), which provide a complete mathematical description of the dynamics of the 
system in the a-b-c reference frame, are transformed into the d-q reference frame, using the Park's 
transformation. 
Transformation of equations from a-b-c to d-q reference frame 
Eq. (AI) is transformed into the synchronously rotating d-q reference frame by defining: 
where: 
~ = P.!, 
!i = P.!is, 
Uur = P.Uu 
~ = [iSd isq isz r ,!isr = [USd Usq Usz r 
~r = [UUd Uuq Uuz r 
(A7) 
(A8) 
and ~ is the Park's transformation matrix defined in Chapter 3 section 3.6.2. Substituting Eq. (A 7) 
into Eq. (A3) and rearranging yields: 
Derivation of Equations 
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i sd l-& mLs D 1li~ III 0 D ]["'d1l-1 0 ~ll::l (AID) Ls i sq = -~Ls -R, o . i.sq+O 1 O . Usq+ 0 -1 
0 L. is: 0 - R, Is: 0 0 1 Us. 0 0 -1 Uuz 
as the mathematical model of the FeR-based power conversion system in Fig. AI , in d-q 
coordinates. 
Expanding and rearranging Eq. (AIO) yields: 
disd 
Uud = Usd - Ls dt - Rsisd + mLsisq 
disq 
Uuq = Usq - Ls dt - Rsisq - mLsisd 
which under steady-state conditions become: 
Uud = Usd - Rsisd + OJLsisq 
Uuq = Usq - Rsisq - OJLsisd 
(All) 
(AI2) 
Eq. (A6) is transformed into the d-q reference frame by applying the Park's transformation to the 
left hand side of the equation and simplifying, to yield the following expression for power balance in 
the d-q reference frame during rectification: 
3 1 dUde 2 Ude 2 
-2 (uud.isd+ uuq.isq) = -C-
d 
+--
2 t Ro 
Derivation of Equations 
(A 13) 
Appendix A Page AS 
Eq. (Al3) may he expressed in terms of the AC system parameters Rs, Ls, Usd, and Usq by substituting 
the expression for Uud, and Uuq in Eq. (All) into Eq. (AI3) and simplifying to yield: 
3 . 1 d(isi + isq2 ) . 2 . 2 . 1 dUdc 2 Udc 2 
-(Usd.lsd- - Ls d - (lsd + lsq )Rs+ Usq.lsq) = - C-
d 
+--
2 2 t 2 t Ro 
(AI4) 
The dynamic model of the power conversion system can be modeled fully by Eq. (All) and (AI4). 
A.2 Linearisation of the dynamic power balance equation during rectification 
Eq. (AI4) is a non-linear relationship between isd, isq and Udc (as discussed in Chapter 2). Since the 
design of the voltage controller requires a linear relationship between these quantities, Eq. (AI4) is 
linearised around the operating point (/sdo, /sqo, Udco) by defining [OGATAI], [CHATHURYI], 
[CHATHURY2]: 
isd = Isdo + 11 isd 
isq = Isqo + 11 isq 
Udc = Udco + 11 Udc 
Usd = Usdo 
Usq = Usqo 
(A IS) 
where l1isd, l1isq and l1udc are the perturbations of isd, isq ana Udc respectively about the operating point 
and the operating point quantities are determined under steady-state conditions. For the steady-state 
unity power factor condition, UsqO=O and /sqo=O, in addition, steady-state power balance implies that: 
3 2 Udco 2 2' (UsdoIsdo - Isdo Rs) = Ra 
Derivation of Equations 
(AI6) 
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Therefore, substituting Eqs. (AI5) and (AI6) into Eq. (AI4) and simplifying yields: 
3 ( . ( . .2 .2) 1 d(2/)'isdlsdo + /).;2sd + l1i\q)] "2 Usdo/).lsd - 2/).lsdlsdo + 111 sd + 111 sq Rs - 2 Ls dt 
1 d(2I1udcUdco+ I1U2dc) 2/).UdcUdco+ I1U2dc =-c +------
2 dt Ro 
(AI7) 
For small perturbations about the operating point, Eq. (AI7) approximates to: 
3 ( dt1isd) dt1Udc 2t1UdcUdco (AI8) 
- Usoot1isd- 2t1isdsooRs- LsIsoo = CUdco + ----
2 dt dt Ro 
which is a linearised version of the dynamic power balance equation about the operating point (Isdo, 
Isqo, Udco). 
A.3 NARMAX model of the Boost Rectifier 
The NARMAX (Nonlinear AutoRegressive Moving Average with eXogeneous inputs) model of the 
boost rectifier was derived, assuming that the rectifier may be modeled as an induction motor 
operating in the regenerative mode, as discussed in [SA YI] (pp 250 - 265). This will be quantified 
in the following subsection. This section begins by presenting the mathematical equations of the 
hybrid two axis continuous time model of the electrical dynamics of the induction motor. The 
electrical dynamics of the generator and the mechanical dynamics of its shaft and load are coupled 
by the electromagnetic torque equation; the torque equation is also presented here, together with the 
equations describing a simple mechanical load model. In Wishart [WISHARTI], the equations of 
the continuous time electrical model are used to derive the discrete time NARMAX input/output 
model of the electrical dynamics of the induction machine, for identification using ANN's. 
Derivation of Equations 
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A.3.1 Continuous Time Electrical Model of the Induction Motor 
From Chapter 4, the two axis continuous time model of the electrical dynamics of an n-pole, 
distributed winding, three-phase induction motor is derived [0 'KELL Y 1] by simplifying its structure 
to that of an equivalent two-pole motor with three symmetrically arranged, balanced and, 
concentrated windings in each of the stator and rotor circuits (assuming no saturation). The analysis 
can be further simplified by resolving the three phase electrical variables into two orthogonal 
components by projecting them onto a set of orthogonal axes, namely the d (direct) and q 
(quadrature) axes, which rotate at an arbitrary speed (iliq with respect to the stator windings of the 
motor, as shown in Fig. A2. 
er axis as 
Fig. A2 The dq axis reference frame 
The motor can be modeled in this reference frame by Eq. (A19). 
Vds = RIids + pAds - aJeAqs 
Vqs = RIiqs + PAqs + aJeAds 
Vdr = R2idr + pAdr - SaJeAqr = 0 
Vqr = R2iqr + PAqr + SaJrAdr = 0 
Derivation of Equations 
(A 19) 
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The factor difference between the stator field speed and rotor speed, as shown in Eq. (A20), is 
known as slip. 




In the motoring reference frame, slip is taken as positive, therefore, a regenerating motor in the 
identical reference frame (motoring reference frame), the slip would be negative [SAYl]. Nasar 
[NASARl] shows that an inverter is modeled as a motor in the motoring reference frame, and that 
a converter can be modeled as an inverter in regeneration (i.e. a motor in regeneration). Thus a 
boost rectifier can be modeled as a motor in regenerative mode, in the motoring reference frame 
[N ASAR l], [ SAY 1 ]. Therefore, the boost rectifier may be modeled in the motoring reference frame, 
using the motor model, but with a slip of -so 
Thus in the dq reference frame, the voltage equations of the boost rectifier may be written as 
[O'KELLYl]: 
Vds = Rdds + pAds - UJeAqs 
Vqs = Rdqs + PAqs + UJeAds 
Vdr = R2idr + PAdr + SUJeAqr = 0 
Vqr = R2iqr + pAqr - SUJeAdr = 0 
If using negative s in Eq. (A20), and substituting into Eq. (A2l), the model becomes: 
where: Vds, Vqs 
Vdr, Vqr 
ids, iqs 
Vds = Rdds + pAds - OJeAqs 
Vqs = Rliqs + PAqs + OJeAds 
Vdr = R2idr + PAdr + s( aJe - OJr )Aqr = 0 
Vqr = R2iqr + pAqr - S(OJe - aJr )Adr = 0 
are the d and q axis stator voltages (in Volts), 
are the d and q axis rotor voltages (in Volts), 
are the d and q axis stator currents (in Amperes), 







are the d and q axis rotor currents (in Amperes), 
are the d and q axis stator flux linkages (in Weber-turns), 
are the d and q axis rotor flux linkages (in Weber-turns), 
Page A.9 
is the arbitrary angular speed rotation (in rad/s) of the d,q axes, 
p 
is the rotor speed (in rad/s), 
are the stator and rotor resistance ( in Ohms), and 
id the differential operator dldt 
The currents and flux linkages of the four voltage equations in Eq. (B .19) (i .e. ids, iqs, idr, iqr and Ms, 
Aqs, Mr, Aqr) represent eight electrical states, of which only four are independent, since these currents 

















where: Lm denotes the stator to rotor mutual inductance (in Henry), 
LI/, L11 are the stator to rotor self inductances (in Henry), and 
LJJ=LJ+Lm. 
(A.23) 
Thus the two-axis electrical state space model of the induction motor can be derived in terms of any 
set of four independent states. In drive applications, it is often most convenient to choose the state 
vector as [ids, iqs, Mr, Aqr]T. Due to the presence of both currents and flux linkages in this state 
vector, the resulting two-axis electrical state space model is referred to as the hybrid dq model of the 
induction motor and the state vector is accordingly denoted by 11. 
Now substituting Eq. (A.23) into Eq. (A.22), to eliminate the dependent states (i.e. idr, iqr, Ms, Aqs) 
and rearranging in terms of pl1 gives: 
(A. 24) 
Derivation of Equations 
Rewriting Eq. (A.24) in compact form yields: 
where 
pb. = Ab. + By' 
A = - L-1(R - OJF - OJ,G) 
B= L-1 
Derivation of Equations 
(A.2S) 
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Up to this point the dq axes have been assumed to rotate at an arbitrary speed UJ with respect to the 
stator windings of the motor. However, the two most common choices for UJ are the speed of 
rotation of the abc voltage space vector cw and zero (i.e. UJ = cw or UK =0). For these two values 
of UJ, the two-axis reference frame is known as the synchronous and stationary (or ap) reference 
frame respectively. In the main text of the thesis, the synchronous reference frame is simply referred 
to as the dq reference frame, and the stationary reference frame is referred to as the ap reference 
frame. 
Derivation of Equations 
( 
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The synchronous or dq reference frame 







-OJe - qOJr 1 
p~dq = Ts Tr hdq + --vdq 
1 aLl1-
R22 0 (OJr-aJe) 
(A27) 
Tr 




A consequence of reducing the structure of an n-pole machine (where n E {4, 6, 8 .. }) to that of an 
equivalent two-pole machine is that the rotor speed is no longer equal to the mechanical speed of 
rotation of the motor shaft UJmech but is given instead by UJ = n UJmech/2. For this reason, w is often 
referred to as the electrical rotor speed. 
Stationary or ap reference frame 
Substituting 0 into Eq. (A26) for UJ gives: 
1 ~ 0 ~(Or 
Ts Tr 
1 1 
0 -~(Or 1 
phaf3 = Ts Tr h af3 + --vaf3 1 (J'Lll --







The ap reference frame model does not contain the nonlinear terms which arise due to the 
multiplication of 11 and (.w. The rotor speed UJ" however is common to both the dq and ap 
representations of the hybrid two-axis model and provides the coupling between the electrical and 
mechanical dynamics of the generator. 
Derivation of Equations 
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A.3.2 Derivation of the Electrical NARMAX Model of the Boost rectifier 
The first step of the derivation of [WISHARTI] of the discrete time NARMAX model of the 
electrical dynamics of the induction motor, is the discretisation of the two-axis hybrid model ofEq. 
(A27). Wishart assumes a high enough sampling rate so that discretisation ofEq. (A27) by means 
ofEulers forward difference method [ASTROMI] produces accurate results. Discretisating Eq. 
(A27) in this way gives: 
b.(k+ 1)= ~(k)b.(k)+ r~(k) 
where 
T Tq 
1-- Tme(k) Tqmr(k) 
is ir 
T Tq 
- Tme(k) 1-- - Tqmr(k) 
~(k) = is ir T 
TR22 0 1-- -T(me(k)- mr(k)) 
fr 




and T is the sampling interval. 
The electromagnetic torque equation is as follows: 
Lm 
Tem = - -(iqs(k)Adr(k) - ids(k)Aqr(k)) 
L22 
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Now substituting we = 0 into Eq. (A29) gives the stationary or a~ reference frame representation 
as : 
T Tq 
I-- a TqOJr(k) 
Ts Tr 
T Tq a 1-- - TqOJr(k) 
!laP (k) + ~y"ap (k) !laP (k) = Ts Tr (A31) 
T (fLll TRn a 1- - TOJr(k) 
Tr 
a TRn - TOJr(k) T 1--
Tr 
Expanding Eq. (A31) into individual scalar equations gives: 
where 
al=I- T1 Irs 
a3= Tq 
a.= 1-1:-r 
as = TR22 
a6= %LII 
ias(k + 1) = a lias(k) + a2Aar(k) + a3OJr(k )Apr(k) + a 6Var(k) (A32) 
ips(k + 1) = alips(k) + a2APr(k) - a3OJr(k)Aar(k) + a6vpr(k) (A33) 
iar(k + 1) = a 4Aar(k) + asiar(k) + TOJr(k )Apr(k) (A34) 
iar(k + 1) = a4Apr(k) + asipr(k) + TOJr(k)Aar(k) (A35) 
Derivation of Equations 
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Solving Eq. (A32) for AfJr(k) gives: 
(A36) 
Similarly, solving Eq. (A33) for Acrr(k) gives: 
-ipr(k + 1) + adps(k) + a2Apr(k) + a6vps(k) 
Acrr(k) = k) a 3aJr( (A37) 
Now, substituting Eq. (A37) into Eq. (A36) and factorising gives: 
1 a3OJr(k)(ias(k + 1) - a Iias(k) - a6Vas(k)) + a2(ips(k + 1) - adps(k) - a6vps(k)) 
/l,pr(k) = 2 2 
(a3OJr(k)) + a2 
(A38) 
Similarly, substituting Eq. (A36) into Eq. (A37) and factorising gives: 
Now, substituting Eq. (A38) and (A39) into Eq. (A34) gives: 
Derivation of Equations 
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Similarly, substituting Eqs. (A38) and (A39) into Eq. (A35) gives: 
a3COr(k)(ias(k+ 1)- alias(k)- a6vas(k)) + a2(iPs(k+ 1)- aliPs(k)- a6vPs(k)) 
Aar(k + 1) = a 4 ( (k))2 2 a30Jr + a2 
a3COr(k)( -ips(k + 1) + alips(k) + a6vps(k)) + a2(ias(k + 1) - atias(k) - a6vas(k)) 
+ TCOr(k) ( (k))2 2 a3COr + a2 
+asips(k) (A.41) 
The alpha stator current (Eq. (A32)) was then shifted forward by one sampling period, to move it 
into the (k+ 1) time period, as shown in Eq. (A42), to allow for direct substitution ofEq. (A40) and 
(A.41) into Eq. (A32). 
ias(k + 2) = adas(k + 1) + a2Aar(k + 1) + a3(i)r(k + l)APr(k + 1) + a6vas(k + 1) (A42) 
Eqs. (A40) and (A41) were then substituted into (A.42), and delaying by one sampling period to 
return to the (k+ 1) time period to give: 
itn{k + 1) = a lias(k) + a 6vtn{k) + a2asias(k - 1) + a 3cor(k)a sips(k - 1) 
a3OJr(k- 1)(-ips(k) + alips(k- 1) + a6vps(k- 1)) + a2(ias(k)- alias(k - 1)- a6vtn{k - 1)) 
-a2a4 2 2 
(a3OJr(k - 1)) + a2 
a 3OJr(k - 1)(ias(k) - a lias(k - 1) - a 6Vas(k - 1)) + a 2 (ips{k ) - a lips(k - 1) - a 6vps(k - 1)) 
+Ta2COr(k - 1) ( (k ))2 2 a30Jr -1 +a2 
a3OJr(k - l)(itn{k) - a lias(k - 1) - a 6vas(k - 1)) + a 2(ips(k) - a lips(k - 1) - a 6vPs(k - 1)) 
-a3cor(k)a4 ( (k ))2 2 a30Jr -1 +a2 
(k) (k ) 
a3OJr(k - 1)( -ips(k) + a lips(k - 1) + a 6vps(k - 1)) + a2(ias(k) - a lias(k - 1) - a 6Vtn{k - 1)) 
- Ta3COr COr - 1 ( (k ))2 2 a30Jr - 1 + a2 
(A43) 
Similarly, forward shifting the beta stator current Eq. (A33) by one sampling period gives: 
ips(k + 2) = adps(k + 1) + a2APr(k + 1) + a3(i)r(k + l)Aar(k + 1) + a6vps(k + 1) (A44) 
Derivation of Equations 
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Substituting Eqs. (A40) and (A4I) into(A43), and delaying by one sampling period gives: 
ips(k + 1) = a lips(k) + a 6vps(k) + a2a sips(k - 1) + a 3aJr(k)a sias(k - 1) 
a3aJr(k - 1)(ias(k) - a Iias(k - 1) - a 6vas(k - 1)) + a2(ips(k) - a lips(k - 1) - a 6vps(k - 1)) 
- a2a4 2 2 
(a3aJr(k - 1)) + a2 
a 3aJr(k - 1)(- ips(k) + a Iips(k - 1) + a 6vps(k - 1)) + a2(ias(k) - a lias(k - 1) - a 6vas(k - 1)) 
+ Ta 2aJr(k - 1) ( (k 1))2 2 a3aJr - + a2 
a 3aJr(k - 1)(- ips(k) + a Iips(k - 1) + a 6vps(k - 1)) + a2(ias(k) - a Iias(k - 1) - a 6vas(k - 1)) 
- a 3aJr(k)a 4 ( (k 1))2 2 a3aJr - + a2 
a3aJr(k-l)(ias(k)- aIias(k-l)- a6vas(k-l))+a2(ips(k)- alips(k-l)- a6vps(k-l)) 
-Ta3aJr(k)aJr(k-l) ( (k 1))2 2 a3aJr - + a2 
(A4S) 
Finally, Eqs. (A43) and (A4S) may be written in compact vector form as: 
where 
t(k + 1) = jel(t(k),t(k - l),-w(k),-w(k - l),~(k - 1)) + cv~(k) (A.46) 
i(k) is the ap stator current vector [ia,ip]T at the time (k), 
UJr(k) is the shaft speed at time (k), 
}!,(k) is the ap stator voltage applied at time (k), 
c, is the voltage constant defined by the motor parameters and is equal to a6, and 
f.el{.} is the vector function [{ela/eIP]T defined by the motor parameters as shown in Eqs. 
(A43) and (A4S) respectively. 
In order for Eq. (A46) to be identified by an ANN, it is necessary to normalise the range of each 
variable. 
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A.3.3 Root-Locus Angle and Magnitude Conditions 
The derivation of the voltage controller in Chapter 4 requires the use of the angle and magnitude 




Fig. A.3 Control system 
The closed-loop transfer function is: 
~(s) CT(s) 
-- - ------'--'---- (A.47) 
R(s) 1 + CT(s)H(s) 
The characteristic equation for this closed-loop system is obtained by setting the denominator of the 
right side ofEqn. (A.47) equal to zero. That is: 
1 + CT(s)H(s) = 0 
or 
CT(s)H(s) = -1 (A.48) 
Here it is assumed that G(s)H(s) is a ratio of polynomials in's'. Since G(s)H(s) is a complex 
quantity, Eqn. (A.48) can be split into two equations by equating the angles and magnitudes of both 
sides to obtain: 
Derivation of Equations 
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Angle condition: 
L G(s)H(s) = ± 1800 (2k + 1) (A.49) 
Magnitude condition: 
IG(s)H(s)1 = 1 (A.SO) 
Derivation of Equations 
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APPENDIXB 
SIMULATION CODE LISTING 
This Appendix contains the program listings of the CASED simulation module programs used to 
produce the simulation results in Chapter 3 and Chapter 4. The Listings are arranged in the order 
in which they are cited in these chapters. All the programs listed were written as part of this thesis 
or is a modification of previous researchers code as discussed in the relevant chapters. 
B.l Artificial Neural Network model 
This program is a copy of the COT ANN simulation program written by Burton [BURTONI-2]. 
This model is used for the simulation of the basic COT ANN controlled power conversion system, 
as shown in Fig. 3.3 Chapter 3, section 3.2. A flow diagram is provided in section 3.2, Fig. 3.4. 
1************************************************************************1 
1* Title : SIM Discrete Control Model : 
1* Routine : DC UserEvent 
1* 0.00 Edit: 20/05/92 : Create Blank 
1* 0.01 Edit : 15/07/93 : Define Input as a function 








1* EventFcn : 3000 (Event function number in simdisc.c) *1 
1*--------------------------------------------------------------------------------------------------------*1 
1* : Description: This is a model of a continuously online trained artificial neural * 1 









: Input : 0) 
: 1) 
: 2) 
: Output: 0) 
: 1) 
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where the inverter has been omitted 
Ialpha_ref (alpha reference current) 
IbetaJef (Beta reference current) 
w (Motor Speed) 
Valpha (Alpha motor controlling voltage) 

















/*Define all constants and setup variable names */ 
/*--------------------------------------------------------------------------------------------------------*/ 
#define FT double 
#define EXP exp 
#define SQRT sqrt 
#define n (int)8 
#define m (int)12 
#define r (int)2 
#define B (FT)O. 1 
#define M (FT)0.05 
#define xmin (FT)-l .O 
/* Float type (float or double) 
/* exp for FT double, expf for FT float 
/* sqrt for FT double, sqrtf for FT float 
/* number of inputs 
/* number of hidden nodes 
/* number of outputs 
1* learning rate 








#define xmax (FT) 1. 0 
#define wrnin (FT)-O. 7 
#define wmax (FT)O. 7 
#define xscale «FT)xmax-(FT)xrnin) 
#define xshift (FT)xrnin 
#define wscale «FT)wmax-(FT)wrnin) 
#define wshift (FT)wrnin 
#define Vbase «FT)311 .0) 
#define !base «FT)14.0) 
#define Wrbase «FT)314.0) 
#define Ll «FT).0031) 
#define Lm ((FT). 1032) 
#define L2 «FT).0032) 
#define Lll (FT).1063) 













/* Vbase constant 
/* !base constant 
/* base rotor speed 
/* input weight matrix 
/* output weight matrix 
/* change in input weights 
/* change in output weights 
/* input data in use 
/* input data in use 
/* actual output vector 
/* output error vector 
/* descision vector 
/* old descision vector 
Page B.3 
/* Cv=TslSigmaILll *VbaselIbase 
























void nnop _ calc(void); 
void error _ calc( void); 
void backprop(void); 
void input(FT*); 
void v _ s _ albe _out _ calc( void); 
void i_s_albe_hat_calc(void); 
APPENDIXB Page B.4 
/* PU desired albe stator currents 
/* PU actual albe stator currents 
/* PU predicted albe stator currents 
/* PU albe output voltage to PWM 
/* RealU albe output voltage to PWM 
/* PU rotor speed 
/* output vector from this program-> * 
/* initialise weight, input and output data 
/* feedforward output calculation 
/* error vector calculation 













/* Set up main program */ 
/*--------------------------------------------------------------------------------------------------------*/ 




float * State; 
float * In; 
{ 
extern Models Model; 
Simulation Code Listing 
APPENDIXB 
float *Const, * Inputlndex, *Output, *DState ; 
double Ts, Valpha, Vbeta, Ialpha, Theta, Ialpha Jef, Theta Jef; 
double IdsJef, IqsJef, nncurconjnputs[5]; 
static float theta _ e; 
static int nnn=O; 
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#define Sample (Q -> Period) 
#define NumConst (int)(E->Val[O]) 
#define NumInput (int )(E-> V al[ l]) 
#define ModelNum (int)(E->Val[2]) 
#define NumDState (int)(E->Val[3]) 
/* Sampling Period of the controller 
Const = E-> Val + 4; 
InputIndex = E-> Val + 4+ NumConst; 
Output = Model[ModeINum] . ModNL->NLConsts; 
DState = E-> Val + 4 + NumConst + NumInput ; 
#define Input(a) In[(int)Inputlndex[a]] 
*/ 
/*-------------------------------------------------------------------------------------------------------*/ 
/*Define and label all inputs * / 
/*--------------------------------------------------------------------------------------------------------*/ 
#define duml (Input(O» 
#define dum2 (Input(l» 
#define dum3 (Input(2)/3l4.0) 
Ts = Sample; 
iQnnn=O) 
{ 
Simulation Code Listing 
srand(O); 
init_data(); 
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theta_e = 314.0*Time; 
IalphaJef= 1.0*cos(theta_e); 
Theta ref = 1.0*sin(theta_e); 
nncurconJnputs[O] = IalphaJef; 
nncurcon Jnputs[ 1] = Theta Jef; 
nncurconJnputs[2] = dum3; 
nncurcon Jnputs[3] = dum 1; 
nncurcon Jnputs[ 4] = dum2; 
/*Calculate the phase angle 
/*Determine the alpha reference current 
/*Determine the beta reference current 






/* Determine States * / 
/* -------------------------------------------------------------------------------------------------------*1 
input( nncurcon Jnputs); 
nnop _ calc(); 
if(nnn != 0) 
{ 
error _ calc(); 
Simulation Code Listing 
backpropO; 
} 
v _ s _ albe _out _ calcO; 
APPENDIXB Page B.7 
1* -------------------------------------------------------------------------------------------------------*1 
1* Write Outputs *1 
1* -------------------------------------------------------------------------------------------------------*1 
Output[O] = nncurcon_outputs[O]Nbase; 1* Pass alpha controlling voltage out *1 
Output[ 1] = nncurcon _ outputs[ 1 ]Nbase; 1* Pass beta controlling voltage out * I 
Output[2] = IalphaJef; 
Output[3] = Theta Jef; 
nnn=nnn+l; 
1* -------------------------------------------------------------------------------------------------------*1 
1* Cleanup and return *1 
1* -------------------------------------------------------------------------------------------------------*1 
return (0); 
} 1* End DC Blank *1 
1*-------------------------------------------------------------------------------------------------------*1 
I*Perform all sub-routine functions * I 
1*--------------------------------------------------------------------------------------------------------*1 






Simulation Code Listing 
". 
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FT *px=x-1, *px_old=x_old-1, *pi_s_albe=i_s_albe, *pv_s_albe=v_s_albe; 
FT *pi_s_albe_des=i_s_albe_des; 
*(pi_s_albe_des)= temp[O]; 
* (pi_s_albe_des+ l)=temp[l]; 
W J=temp[2]; 
* (pi_s _albe )=temp[3]; 
*(pi_ s _albe+ 1 )=temp[ 4]; 
} 
for(i=O;i<n;i++ ) 
*(px _ old+= 1 )=*(px+= 1); 
px=x; 
*(px+7)=*(pv _s_albe+ 1); 
*(px+6)=*(pv _ s _ albe); 
* (px+5)=*(px+2); 
*(px+4)=*(px+ 1); 
* (px+ 3)=*(px); 
* (px+2)=w J; 
* (px+ 1 )=*(pi s albe+ 1); 
* (Px)=*(Pi_s_albe); 
/* -> i s albe des[O] - - -
/* -> i_s_albe_des[l] 
/* -> w r 
/* -> i s albe[O] 











Simulation Code Listing 
FT *pv _ s _ albe _ out=v _ s _ albe _out; 
static int nn=O; 
*pv _s _ albe=«*pi_s _ albe _ des)-(*py))/Cv; 
APPENDIXB 
*(pv _s_albe+ 1)=«*(pi_s_albe_des+ 1 ))-(*(py+ 1)))/Cv; 
if(*(pv _ s _ albe» 1) *pv _ s _ albe= 1; 
if(*(pv _ s _ albe+ 1» 1) *(pv _ s _ albe+ 1)= 1; 
if(*(pv _s _ albe )<-1) *pv _ s _albe=-l; 
if(*(pv _ s _ albe+ 1 )<-1) *(pv _ s _ albe+ 1 )=-1; 
ScreenXY(2,18); 
printf("Cv %fn %d ",Cv,nn); 
nn=nn+l; 
} 
*(pv _ s _ albe _ out)=(*(pv _ s _ albe))*Vbase; 
*(pv _s_albe_out+ 1)=(*(pv _s_albe+ 1 ))*Vbase; 
nncurcon _ outputs[O]=*(pv _ s _ albe _out); /* v _ s _ albe _ out[ 1] -> 





/*Optimise I/O for ANN * / 
/*--------------------------------------------------------------------------------------------------------*/ 
void nnop _ calc() 
{ 
int row, col, opnum; 
FT z[I]; 
FT *pz=z, *pd=d-l, *pd_old=d_old-l, *pV=V-I, *pW=W-I, *px=x-l, *py=y-l; 











*(pd)= 1.0/(l.O+EXP( -(*pz))); 
for( opnum=O;opnum<r;opnum++){ 
iftrow=O) 
* (py+ 1)=(FT)O.O; 
*(py+=I)+=*(pV+=I)*(*pd); 
} 
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/*-------------------------------------------------------------------------------------------------------*/ 
/*Calculate error values for use in training */ 
/*--------------------------------------------------------------------------------------------------------*/ 
void error _ ca1c() 
{ 
FT *pi_s_albe=i_s_albe, *pi_s_albe_hat=ts_albe_hat, *pe=e; 
FT *pi _ s _ albe _ des=i _ s _ albe _des; 
* pe=(*pi_s_albe)-(*pi_s_albe_hat); 
*(pe+ 1)=(*(pi_s_albe+ 1))-(*(pi_s_albe_hat+ 1»; 
Simulation Code Listing 
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*pi_s _ albe _ hat=*pi_s _ albe _des; 1* for constant Cv *1 
* (pi_s_albe_hat+ 1 )=*(pi_s_albe_des+ 1); 
} 
1*-------------------------------------------------------------------------------------------------------*1 




int row, col, opnum; 







temp+=(*(pe+= 1) )*(*(p V += 1»; 
} 
temp*=B *(*pd)*(1 . O-(*pd»; 
for( col=O;col<n;col++){ 
pdW+=I; 
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/*-------------------------------------------------------------------------------------------------------*/ 
/* Setup initial weight states */ 
/*--------------------------------------------------------------------------------------------------------*/ 
void init _ dataO 
{ 





/* initialise W 





/* initialise V 






*(p+=1 )=wscale*(FT)randO/((FT)RAND _ MAX +(FT) 1.0)+wshift; 
B.2 Simplified Induction motor model 
Page B.13 
This program is a CASED module, written to model a Squirrel Cage Induction motor. This model 
is used for the simulation of the basic COT ANN controlled power conversion system, as shown in 
Fig. 3.3 Chapter 3, section 3.2. A flow diagram is provided in section 3.2, Fig. 3.5. 
1* ***********************************************************************1 
1* Blank File : NC BLANK.C 
1* Title : SIM Non Linear Model : 
1* Last Edit : 17/05/97 
1* Author : G. Diana and C.A. Worthmann 
1* Routines : SCIM MOTOR MODEL 








1* : User Model Definition *1 
1* Setup and define the interface between the Electrical Supply *1 
1* and the Mechanical load *1 
1* : Input : 0) Va COT ANN alpha control voltage */ 
/* : 1) V~ COT ANN beta control voltage */ 
/* : Output:O) Iamot Phase A Stator Current */ 
/* : 1) Ibmot Phase B Stator Current */ 
1* : 1) Tern Torque *1 
/* : Const : 0) RI Stator Resistance (ohms) */ 
/* : I)R2 Rotor Resistance (ohms) */ 
/* : 2) Xl Stator Leakage Reactance (ohms) */ 
Simulation Code Listing 
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/* : 3) X2 Rotor Leakage Reactance (ohms) */ 
/* : 4)Xm Mutual Reactance (ohms) */ 
/* : 5) Fno Nominal Frequency for reactances */ 
/* : 6)N Number of poles */ 









/*Define all constants and setup variable names *1 
/*--------------------------------------------------------------------------------------------------------*/ 
#define Const Model-> ModNL -> NLConsts 
1*-----------------------------------------------------------------~-------------------------------------*I 
I*Define main program */ 
/*--------------------------------------------------------------------------------------------------------*/ 






Simulation Code Listing 
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float *Out; 
int Command; /* O=Update 10, 1 = Update Derivatives */ 
{ 
float Vex, Vp, Tern; 
float Iamot, Ibmot, W, L11, L22, Lm, sig; 
const float R1=0.0217, R2=0.0417, Xl=0.0624, X2=0.0636, Xm=2.064, Fno=50.0, Wno 
=314.14; 
/*-------------------------------------------------------------------------------------------------------*/ 
/*Update Inputs and States */ 
/*--------------------------------------------------------------------------------------------------------*/ 
#define Uuex In[O] 
#define Uup In[1] 
#define Ids State[O] 
#define Iqs State[l] 
#define Ldr State[2] 
#define Lqr State[3] 
Lll = (Xl + Xm)/Wno; 
L22 = (X2 + Xm)/Wno; 
Lm = Xm!Wno; 
sig =(l.0 - (Lm*LmI(LII *L22))); 
W= 0.0; 
if (!Command ) 
{ 
/* Phase A Input from Voltage Source */ 
/* Phase B Input from Voltage Source */ 
/* D-Axis Stator Current */ 
/* Q-Axis Stator Current */ 
/* D-Axis Rotor Flux Linkages */ 
/* Q-Axis Rotor Flux Linkages */ 
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/* ------------------------------------------------------------------------------------------------------*/ 
/* Update Outputs */ 
/* ------------------------------------------------------------------------------------------------------*/ 
Tern = 2.0*Lm*Wno*(Ldr*Ibmot - Lqr*Iamot)/(L22*3.0); 
Out[O] = Iamot; 
Out[ 1] = Ibmot; 





/* Update Derivatives */ 
/* ------------------------------------------------------------------------------------------------------*/ 
Deriv[O] = (Va - (RI + R2*Lm*LmI(L22*L22))*Iamot + W*sig*Lll *Ibmot + 
R2*Lm*Ldr/(L22*L22) + Wr*Lm*LqrIL22)/(sig*LII); 
Deriv[l] = (VP - (RI + R2*Lm*LmI(L22*L22))*Ibmot - W*sig*Lll *Iamot + 
R2*Lm*Lqr/(L22*L22) - Wr*Lm*LdrIL22)/(sig*LII); 
Deriv[2] = R2*LmlL22*Iamot + (W - Wr)*Lqr - R21L22*Ldr; 
Deriv[3] = R2*LmlL22*Ibmot - (W - Wr)*Ldr - R21L22*Lqr; 
}; 
return(O); 
} /* End ACMOTOR.C */ 
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D.3 Artificial Neural Network model 
This module is a model ofBurton's COT ANN current controller, were the internal variables and 
I/O has been changed to achieve current convergence at stator frequencies above 50 Hz. This 
model is used for the simulation of the COT ANN controlled SCIM drive, as shown in Fig. 3.8 
Chapter 3, section 3.3. A flow diagram is provided in section 3.3, Fig. 3.9. 
1* ***********************************************************************1 
1* Title : SIM Discrete Control Model : 
1* Routine : DC UserEvent 
















: Description: This is a model of a continuously online trained artificial neural 
network for the control of a squirrel cage induction motor 
variable speed drive system 
: Input : 0) IalpbaJef (alpha reference current) 
: 1) Ibeta_ref (Beta reference current) 
: 2) <.0.> (Motor Speed) 
: Output: 0) Valpba (Alpha motor controlling voltage) 
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APPENDIXB Page B.18 
#include "screen.h" 
/*-------------------------------------------------------------------------------------------------------*/ 
/*Define all constants and setup variable names */ 
/*--------------------------------------------------------------------------------------------------------*/ 
#define FT double 
#define EXP exp 
#define SQRT sqrt 
#define n (int)8 
#define m (int)12 
#define r (int)2 
#define B (FT)O.OI 
#define M (FT)0.05 
#define xmin (FT)-l. 0 
#define xmax (FT) 1.0 
#define wmin (FT)-0.7 
#define wmax (FT)O. 7 
#define xscale «(FT)xmax-(FT)xmin) 
#define xshift (FT)xmin 
#define wscale «(FT)wmax-(FT)wmin) 
#define wshift (FT)wmin 
#define Vbase «(FT)311 .0) 
#define Ibase «(FT)14.0) 
#define Wrbase «(FT)314.0) 
#define Ll «(FT).0031) 
#define Lm «(FT). 1032) 
#define L2 «(FT).OO32) 
/*Float type (float or double) 
/*exp for FT double, expffor FT float 
/*sqrt for FT double, sqrtffor FT float 
/*number of inputs 
/*number of hidden nodes 
/*number of outputs 
/*learning rate, previously 0.1 
/*momentum rate 
/* set up scaling factors for the 
/*propagation process 
/* Vbase constant 
/* Ibase constant 
/* base rotor speed 
/* Motor constants 















#define LIl ((FT).1063) 

















FT v_s_albe_out[2] ; 
FTwJ; 
FT nncurcon_outputs[2]; 
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\ 
1* Constant used to calculate voltage const * I 
1* input weight matrix *1 
1* output weight matrix *1 
1* change in input weights *1 
1* change in output weights *1 
1* input data in use *1 
1* input data in use *1 
1* actual output vector *1 
1* output error vector *1 
1* decision vector *1 
1* old decision vector *1 
1* Cv=TslSigmaIL 11 *VbaselIbase *1 
1* Scaling factor for the voltage const *1 
1* PU desired albe stator currents *1 
1* PU actual albe stator currents *1 
1* PU predicted albe stator currents *1 
1* PU albe output voltage to PWM *1 
1* RealU albe output voltage to PWM *1 
1* PU rotor speed *1 




void error _ calc( void); 
void backprop(void); 
1* initialise weight, input and output data * I 
1* feedforward output calculation * I 
1* error vector calculation *1 
1* error backpropagation weight update * I 
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/*-------------------------------------------------------------------------------------------------------*/ 
/*Initialise main program * / 
/*--------------------------------------------------------------------------------------------------------*/ 





float * State; 
float *In; 
extern Models Model; 
float *Const, * InputIndex, * Output, *DState ; 
double Ts, Valpha, Vbeta, Ialpha, Ibeta, IalphaJef, IbetaJef; 
double IdsJef, IqsJef, nncurconjnputs[5]; 
static float theta _ e; 
static int nnn=O; 
#define Sample (Q -> Period) 
#define NumConst (int)(E->Val[O]) 
#define NumInput (int )(E-> V al[ 1 ]) 
#define ModelNum (int)(E->Val[2]) 
#define NumDState (int)(E->Val[3]) 
Const = E-> Val + 4; 
1* Sampling Period of the controller * I 
Simulation Code Listing 
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InputIndex = E-> Val + 4+ NumConst; 
Output = Model[ModeINum] . ModNL->NLConsts; 
DState = E-> Val + 4 + NumConst + NumInput ; 
#define Input(a) In[(int)InputIndex[a]] 
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/*-------------------------------------------------------------------------------------------------------*/ 
/*Update all inputs */ 
/*--------------------------------------------------------------------------------------------------------*/ 
#define duml (Input(O)) 
#define dum2 (Input(l)) 
#define dum3 (Input(2)/314.0) 





/*Read in the inputs to the ANN 
Cv=(I/K)*(Ts/LlllSigma)*(VbaselIbase); /*Calculate the voltage constant 
ScreenXY(20, 16); 
printf("nnn= %d Cv = %fTs = %f',nnn,Cv,Ts); 
} 
Simulation Code Listing 
*/ 
*/ 
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/*--------------------------------------------------------------------------------------------------------*/ 
/* Calculate Inputs *1 
1*--------------------------------------------------------------------------------------------------------*/ 
IdsJef= l.0; /* d-axis reference current */ 
IqsJef= 2 .0; 
theta_e = 314.0*Time; 
IalphaJef= 0.5*cos(theta_e); 
Theta ref = 0.5*sin(theta_e); 
nncurconjnputs[O] = IalphaJef; 
nncurcon _inputs[ 1] = Theta Jef; 
nncurcon jnputs[2] = dum3; 
nncurcon jnputs[3] = dum 1; 
nncurconjnputs[4] = dum2; 
/* q-axis reference current 
/* calculate the phase angle for sync 
/* calculate alpha reference current 
/* calculate beta reference current 







/* Determine States */ 
/*--------------------------------------------------------------------------------------------------------*/ 




error _ calcO; 
backpropO; 
} 
v _s _albe _ out_ calcQ; 
Simulation Code Listing 
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/*--------------------------------------------------------------------------------------------------------*/ 
/* Determine Outputs * / 
/*--------------------------------------------------------------------------------------------------------*/ 
Output[O] = nncurcon_outputs[O]Nbase; /* Pass alpha controlling voltage out */ 
Output[ 1] = nncurcon _ outputs[ 1 ]Nbase; /* Pass beta controlling voltage out * / 
Output[2] = Ialpha Jef; 
Output[3] = lbetaJef; 
nnn=nnn+l; 
/*--------------------------------------------------------------------------------------------------------*/ 
/* Cleanup and return * / 
/*--------------------------------------------------------------------------------------------------------*/ 
return (0); 
} /* End DC Blank * / 
/*-------------------------------------------------------------------------------------------------------*/ 
/*Perforrn all sub-routine functions */ 
/*--------------------------------------------------------------------------------------------------------*/ 
/*Organises all ANN inputs into correct variables */ 
/*--------------------------------------------------------------------------------------------------------*/ 




FT *px=x-l, *px_old=x:_old-l, *pi_s_albe=i_s_albe, *pv_s_albe=v_s_albe; 
FT *pi _ s _ albe _ des=i _ s _ albe _des; 
Simulation Code Listing 
*(pi_s_albe_des)= temp[O]; 
* (pi_s_albe_des+ l)=temp[I]; 
W J=temp[2]; 
*(pi_s_albe)=temp[3]; 





*(px+7)=*(pv _s_albe+ I); 
*(px+6)=*(pv _ s _ albe); 
*(px+5)=*(px+2); 
* (px+4 )=*(px+ 1); 
* (px+ 3)=*(px); 
* (px+2)=w J; 
* (px+ 1 )=*(pi_ s _albe+ 1); 
* (px)=* (pi_s_albe); 
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/* -> i_s_albe_des[O] 
/* -> i_s_albe_des[l] 
/* -> W r 
/* -> i s albe[O] 








/*Calculate all outputs for ANN */ 
/*--------------------------------------------------------------------------------------------------------*/ 
void v _ s _ albe _out _ calc() 
{ 
FT *pv_s_albe=v_s_albe, *py=y, *pi_s_albe_des=i_s_albe_des; 
FT *pv _ s _ albe _ out=v _ s _ albe _out; 
static int nn=O; 
Simulation Code Listing 
} 
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*pv _ s _albe=«*pi_ s_ albe _ des)-(*py))/Cv; 
* (pv_s_albe+ 1)=«*(pi_s_albe_des+ 1))-(*(py+ 1)))/Cv; 
if(*(pv_s_albe»I) *pv_s_albe=l; 
if(*(pv _s _ albe+ 1» 1) *(pv _ s _albe+ 1)= 1; 
if(*(pv _ s _ albe )<-1) *pv _ s _ albe=-I; 
if(*(pv _s _albe+ 1 )<-1) *(pv _ s _ albe+ 1 )=-1; 
*(pv _ s _ albe _out )=(*(pv _ s _ albe) )*Vbase; 
*(pv _s_albe_out+ 1 )=(*(pv _s_albe+ 1 ))*Vbase; 
nncurcon_outputs[O]=*(pv_s_albe_out); /* v_s_albe_out[l] -> 





/*Optimise I/O for ANN * / 
/*--------------------------------------------------------------------------------------------------------*/ 
void nnop _ calcO 
{ 
int row, col, opnum; 
FT z[1]; 
FT *pz=z, *pd=d-l, *pd_old=d_old-l, *pV=V-l, *pW=W-l, *pX=X-l, *py=y-l; 
for(row=O;row<m;row++) { 











fore opnum=O;opnum<r;opnum++) { 
if(row=-O) 
* (py+ l)=(FT)O.O; 
*(py+=l)+=*(pV+=l)*(*pd); 
} 
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/*-------------------------------------------------------------------------------------------------------*/ 
/*Ca1culate error for back propagation */ 
/*--------------------------------------------------------------------------------------------------------*/ 
void error _ calcO 
{ 
} 
FT *pi_s_albe=i_s_albe, *pi_s_albe_hat=i_s_albe_hat, *pe=e; 
FT *pi_s_albe_des=i_s_albe_des; 
*pe=(*pi_s_albe)-(*pi_s_albe_hat); 
*(pe+ 1 )=(*(pi _ s _ albe+ 1) )-(*(Pi_ s _albe _ hat+ 1)); 
* pi_s_albe_hat=* pi_s_albe_des; /* for constant Cv 
* (pi_s _ albe _ hat+ 1 )=*(pi_s _albe _ des+ 1); 
Simulation Code Listing 
*/ 
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/*-------------------------------------------------------------------------------------------------------*/ 




int row, col, opnum; 
FT *pW=W-l, *pV=V-l, *pdW=dW-l, *pdV=dV-l, *pd=d_old-l, *px,temp, *pe; 









fore col=O;col<n;col++) { 
pdW+=l; 









Simulation Code Listing 
for( opnum=O;opnum<r;opnum++) { 
pdV+=I; 
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1*-------------------------------------------------------------------------------------------------------*1 
1* Setup initial COT ANN weight states * I 
1*--------------------------------------------------------------------------------------------------------*/ 
void init _ dataO 
{ 





/* initialise W 





/* initialise V 
*(p+=l )=wscale*(FT)randO/«FT)RAND _ MAX +(FT) 1.O)+wshift; 
} 
} 
Simulation Code Listing 
*/ 
*/ 
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B.4 PWM Hanning Model 
This module is a model of the PBM 1187 Pulsewidth modulation ASIC, including switching delays 
and time lags. This model is used for the control of the inverter in the simulation of the COT 
ANN controlled SCIM drive, as shown in Fig. 3.8 Chapter 3, section 3.3. A flow diagram is 
provided in section 3.3, Fig. 3.10. 
/*************************************************************************/ 
/* Title : SIM Discrete Control Model : Hanning PBM 1187 ASIC Controller */ 
/* Routine : DC VserEvent 




/* : Description: Hanning Chip; PWM Controller : 3rd harmonic */ 









: Inputs: 0) VaP, Normalised d-axis voltage 
: 1) UbP, Normalised q-axis voltage 
: 2) RHOmodP, modified d-axis angle 
: Outputs : 0) VI, A phase modulating signal 
: I) V2, B phase modulating signal 
: 2) V3, C phase modulating signal 
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1*-------------------------------------------------------------------------------------------------------*1 
I*Initialise main program * I 
1*--------------------------------------------------------------------------------------------------------*1 





float * State; 
float *In; 
extern Models Model; 
float *Const, *InputIndex, * Output, *DState ; 
float Ulmod, U2mod, U3mod; 
double U, Umag; 
float Tol , To2, To3, TII, T12, TB, Delay, MinOnTop, MaxOnTop; 
float TurnOnO, TurnOffO, TurnOnl , TurnOffl , TurnOn2, TurnOft2; 
float TurnOn3, TurnOff3, TurnOn4, TurnOff4, TurnOnS, TurnOff5; 
float ang, phi, PIll,UI,U2,U3,RHOmodP; 
float Ua, Vb, RHOmod; 
static float UaOLD = 0; 
static float UbOLD = 0; 
static float RHOmodOLD = 90*pil180; 
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1*-------------------------------------------------------------------------------------------------------*1 
I*Setup all definitions and variables *1 
1*--------------------------------------------------------------------------------------------------------*1 
#define Sample (Q -> Period) 
#define NumConst (int)(E->Val[O]) 
#define NumInput (int)(E->Val[1]) 
#define ModelNum (int)(E->Val[2]) 
#define NumDState (int)(E->Val[3]) 
Const = E-> Val + 4; 
InputIndex = E-> Val + 4+ NumConst; 
1* Sampling Period of the controller 
Output = Model[ModeINum] . ModNL->NLConsts; 
DState = E-> Val + 4 + NumConst + NumInput ; 
#define Input(a) In[(int)InputIndex[a]] 
*1 
1*--------------------------------------------------------------------------------------------------------*1 
1* Deterernine Inputs * I 
1*--------------------------------------------------------------------------------------------------------*1 
#define VaP (Input(O)) 
#define UhP (Input(1)) 
RHOmodP=90*pilI80; 
1* Present voltage and angle values 
1* enter Voltages in PV angle in rad 





1* Determine outputs *1 
1*--------------------------------------------------------------------------------------------------------*1 
#define VI Output[O] 
#define V2 Output[ I] 
#define V3 Output[2] 
#define Pill Output[3] 
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/*-----------------------------------------------c:onstants---------------------------------------------*/ 
Delay = 0.0; 
MinOnTop = 0.001; 
MaxOnTop = l-MinOnTop; 
/* Relative Minimum On Time */ 
/* C:orresponds to Min On Time of lower switch * / 
/*--------------------------------------------------------------------------------------------------------*/ 
/*Simulate PBM 1/87 Hanning ASIC: function and calculate switching sequences */ 
/*--------------------------------------------------------------------------------------------------------*/ 
Ua = UaOLD; /* Hanning C:hip introduces one sample delay * / 
Ub=UbOLD; 
RHOmod = RHOmodOLD; 
UaOLD=UaP; 
UbOLD=UbP; 
RHOmodOLD = RHOmodP; 
U = sqrt(Ua*Ua+Ub*Ub); 
if(U> 1.0) 
U = 1.0; 
ang = atan2(Ub,Ua); 
if(ang<O.O)ang = ang+2.0*pi; 
phi = RHOmod+ang; 
if (phi < 0.0) 
phi = phi+2.0*pi; 
if (phi > 2.0*pi) 
phi = phi-2.0*pi; 
Simulation Code Listing 
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PHI = phi; 
if«O.O) <= phi && phi <= (pil3 .0)) { /* 1 */ 
UImod = U*(2.0*sin(phi+pil6.0)-l.0); 
U2mod = -U; 
U3mod = U*(2.0*sin(phi-pil6.0+2.0*pil3.0)-l.0); 
} 
if«pi/3 .0) < phi && phi <= (2.0*pil3.0)) { /* 2 */ 
} 
UImod =U; 
U2mod = U*(2.0*sin(phi-pil6.0-2.0*pil3.0)+ l.0); 
U3mod = U*(2.0*sin(phi+pil6.0+2.0*pil3 .0)+ l.0); 
if«2.0*pi/3 .0) < phi && phi <= pi) { /* 3 */ 
UImod = U*(2.0*sin(phi-pil6.0)-l.0); 
U2mod = U*(2. 0*sin(phi+pil6. 0-2. 0*pil3 . 0)-1 . 0); 
U3mod = -U; 
} 
if (pi < phi && phi <= (4.0*pil3 .0)) { /* 4 */ 
} 
UImod = U*(2. 0*sin(phi+pil6. 0)+ l.0); 
U2mod=U; 
U3mod = U*(2.0*sin(phi-pil6.0+2.0*pil3 .0)+ 1); 
if«4.0*pi/3 .0) < phi && phi <= (S .0*pil3 .0)) { /* S */ 
} 
UImod= -U; 
U2mod = U*(2.0*sin(phi-pil6.0-2.0*pi/3 .0)-I.0); 
U3mod = U*(2.0*sin(phi+pil6.0+2.0*pil3.0)-l.0); 
if«5 .0*pi/3.0) < phi && phi <= (2.0*pi)) { /* 6 */ 
UImod = U*(2.0*sin(phi-pil6.0)+ l.0); 
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U3 = U3mod; 
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/*-------------------------------------------------------------------------------------------------------*/ 
/* Simulate the triangular modulation function */ 
/*--------------------------------------------------------------------------------------------------------*/ 
To 1 = (1.0 + U1mod)I2.0; /* Total Relative On Times in one Sample */ 
To2 = (1.0 + U2mod)/2.0; 
To3 = (1.0 + U3mod)I2.0; 
T11 = (1.0 - U1mod)/4.0; 
T12 = (1.0 - U2mod)/4.0; 
T13 = (1.0 - U3mod)/4.0; 
if(Tol < MinOnTop) 
To1 = MinOnTop; 
if(To2 < MinOnTop) 
To2 = MinOnTop; 
if(To3 < MinOnTop) 
To3 = MinOnTop; 
if(Tol > MaxOnTop) 
/* Relative Switch On Times */ 
Simulation Code Listing 
To 1 = MaxOnTop; 
if (T02 > MaxOnTop) 
T02 = MaxOnTop; 
if(T03 > MaxOnTop) 
To3 = MaxOnTop; 
TurnOnO = Tll + Delay/Sample; 
TurnOfR) = Tll + Tol; 
APPENDIXB 
TurnOnl = Tll + Tol + Delay/Sample; 
TurnOffl = T 11; 
TurnOn2 = T12 + Delay/Sample; 
TurnOff2 = T12 + T02; 
TurnOn3 = T12 + T02 + Delay/Sample; 
TurnOID = T 12; 
TurnOn4 = TB + Delay/Sample; 
TurnOff4 = TB + T03; 
TurnOn5 = TB + T03 + Delay/Sample; 
TurnOffS = TB; 
Simulation Code Listing 
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1* ------------------------------------Inverter Switch Configuration---------------------------------* I 
1* 0 2 4 *1 
1* 1 3 S *1 
1*-------------------------------------------------------------------------------------------------------*1 





printf("TOnO %fTOffD %fTOnl %fTOffl %f',TumOnO,TumOffD,TumOnl,TumOffl); 
ScreenXY(20,16); 
printf("TOn2 %fTOft2 %fTOn3 %fTOff3 %f',Tum0n2,Tum0ft2,TumOn3,Tum0ff3); 
ScreenXY(20,17); 
printf("TOn4 %fTOff4 %fTOnS %fTOfB %f',TumOn4,TumOff4,TumOnS,TumOfB); 
ScreenXY(20,18); 
printf("Tll %fT12 %fT13 %f',Tll,T12,T13); 
ScreenXY(20,19); 
printf("Tol %fTo2 %fTo3 %f',Tol,To2,To3); 
#endif 
ClearEvnt (Q -> FstEvent); 
1*-------------------------------------------------------------------------------------------------------*1 
I*Centred PWM *1 
1*--------------------------------------------------------------------------------------------------------*1 
On(TumOnO, 0, Q, 1); 
Off(TurnOffD, 0, Q, 1); 
On(TumOnl, 1, Q, 1); 
Off(TurnOffl, 1, Q, 1); 
1* _____ A _____ *1 
Simulation Code Listing 
On(TurnOn2, 2, Q, 1); 
OmTurnOff2, 2, Q, 1); 
On(TurnOn3, 3, Q, 1); 
OmTurnOfD, 3, Q, 1); 
On(TurnOn4, 4, Q, 1); 
OmTurnOff4, 4, Q, 1); 
On(TurnOn5, 5, Q, 1); 
OmTurnOffS, 5, Q, 1); 
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1* ----- B ----- *1 
1* ----- C ----- *1 
1*--------------------------------------------------------------------------------------------------------*1 
1* Cleanup and return *1 
1*--------------------------------------------------------------------------------------------------------*1 
return (0); 
} 1* End DC Blank *1 
Simulation Code Listing 
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B.5 Induction motor model 
This program is a CASED module, written to model a Squirrel Cage Induction motor. This 
model is used in the simulation of the COT ANN controlled SCIM drive, as shown in Fig. 3.8 
Chapter 3, section 3.3. A flow diagram is provided in section 3.2, Fig. 3.5. 
1************************************************************************1 
1* Routines : IM MOTOR MODEL * I 
1* Model ID : 4002 in SIMNLIN.C *1 
1*------------:-------------------------------------------------------------------------------------------*1 
1* : User Model Definition: AC Squirrel cage induction motor model *1 
1* Setup and define the interface between the Electrical * I 

















: States : 0) Ids 
: 1) Ids 
: 2) Ldr 
: 3) Lqr 
: Input : 0) Va 
: 1) Vb 
D-Axis Stator Current 
Q-Axis Stator Current 
D-Axis Rotor Flux Linkages 
Q-Axis Rotor Flux Linkages 
Phase A Stator Voltage 
Phase B Stator Voltage 
: 2) Vc Phase C Stator Voltage 
: Output: 0) Tern Electromagnetic Torque 
: 1) Iamot Phase A Stator Current 
: 2) Ibmot Phase B Stator Current 
: 3) Wr Speed from mechanical load 
: 2) Thetar mechanical load position 
: Constants: 0) RI Stator Resistance (ohms) 
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/* : 1) R2 Rotor Resistance (ohms) */ 
/* : 2) Xl Stator Leakage Reactance(ohms) */ 
/* : 3) X2 Rotor Leakage Reactance (ohms) */ 
/* : 4) Xm Mutual Reactance (ohms) */ 
/* : 5) Fno Nominal Freq for reactances */ 
/* : 6)N Number of poles */ 








#define Const Model-> ModNL -> NLConsts 
/*-------------------------------------------------------------------------------------------------------*/ 
/*Initialise main program */ 
/*--------------------------------------------------------------------------------------------------------*/ 
int ACMOTOR (Model, State, In, Deriv, Time, Out, Command) 
ModelDefu *Model; 
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int Command; /* O=Update 10, 1 = Update Derivatives */ 
{ 
float Uds, Uqs, Tern; 
float lamot, Ibmot, W, L11, L22, Lm, sig; 
const float R1=0.0217, R2=0.0417, X1=0.0624, X2=0.0636, Xm=2.064, Fno=50.0, 
Wno=314.14; 
#define Va In[O] 
#define Vb In[l] 
#define Vc In[2] 
#define Wr In[3] 
#define Thetar In[ 4] 
#define lds State[O] 
#define Iqs State[l] 
#define Ldr State[2] 
#define Lqr State[3] 
L11 = (Xl + Xm)/Wno; 
L22 = (X2 + Xm)/Wno; 
Lm = Xm/Wno; 
sig =(1.0 - (Lm*Lm/(LII *L22»); 
W=O.O; 
Vds = 0.8165*(Va -0.5*Vb -0.5*Vc); 
Vqs = 0.8165*0.866*(Vb - Vc); 
ScreenXY(2,20); 
/*Phase A Input current from inverter to motor* / 
/*Phase B Input current from inverter to motor* / 
/*Phase C Input current from inverter to motor* / 
/* Speed Input from the Mechanical Load */ 
/* Position Input from the Mechanical Load * / 
/* D-Axis Stator Current 
/* Q-Axis Stator Current 
/* D-Axis Rotor Flux Linkages 





printf(ItVa %fVb %fVc %f\n It,Va, Vb, Vc); 
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printf("Vds %fVqs %f\n ", Vds, Vqs); 
printf("DO %fDl %fD2 %fD3 %f\n ",Deriv[O],Deriv[1],Deriv[2],Deriv[3]); 
if (!Command ) 
{ 
/*-------------------------------------------------------------------------------------------------------*/ 
/* Update Outputs */ 
/*-------------------------------------------------------------------------------------------------------*/ 
las = O.8165*lds; 
Ibs = O.8165*(-O.5*Ids + O.866*lqs); 
les = O.8165*(-O.5*lds - O.866*lqs); 
/*Theta *Time; * / 
Tern = 2.0*Lm*Wno*(Ldr*lqs - Lqr*lds)/(L22*3.0); 
Out[O] = Ids; 
Out[l] = Iqs; 
Out[2] = Ias; 
Out[3] = Ibs; 
Out[4] = les; 





/* Update Derivatives * / 
/*-------------------------------------------------------------------------------------------------------*/ 
Simulation Code Listing 
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Deriv[O] == (Vds - (RI + R2*Lm*LmI(L22*L22))*Ids + W*sig*LII *Iqs + 
R2*Lm*Ldr/(L22*L22) + Wr*Lm*LqrIL22)/(sig*LII); 
Deriv[l] == (Vqs - (RI + R2*Lm*LmI(L22*L22))*Iqs - W*sig*Lll *Ids + 
R2*Lm*Lqr/(L22*L22) - Wr*Lm*LdrIL22)/(sig*Lll); 
Deriv[2] == R2*LmlL22*Ids + (W - Wr)*Lqr - R21L22*Ldr; 
Deriv[3] == R2*LmlL22*Iqs - (W - Wr)*Ldr - R21L22*Lqr; 
}; 
retum(O); 
} /* End ACMOTOR.C */ 
Simulation Code Listing 
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B.6 Three-Phase Sinusoidal Source Model 
This CASED module was written to simulate a three-phase sinusoidal source. This model is used 
in the simulation of the COT ANN controlled SCIM drive, as shown in Fig. 4.9 Chapter 4, section 





: SIM Non Linear Model: Three phase Supply 
: 3100 





/* : Input : 0) Iadum * / 









: 2) Icdum 
: Output: 0) Uab 
: 1) Ubc 
: 2) Uca 
: 3) Uan 
: 4) Ubn 
: 5) Ucn 
A to B phase voltage 
B to C phase voltage 
C to A phase voltage 
A to neutral voltage 
B to neutral voltage 















#include "screen. h" 
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#define Const Model-> ModNL -> NLConsts 
float Uan,Ubn,Ucn,Uab,Ubc,Uca,U; 
/*-------------------------------------------------------------------------------------------------------*/ 
/* Update Outputs */ 
/*-------------------------------------------------------------------------------------------------------*/ 
int NL_3sin (Model, State, In, Deriv, Time, Out, Command) 
ModelDefu *Model; 









/* Define and update Inputs */ 
/*-------------------------------------------------------------------------------------------------------*/ 
#define Iadum (In[O]) 
#define Ibdum (In[ 1]) 
#define Icdum (In[2]) 
#define w 314.0 
if (!Command ) 
{ 
/* Define three phase currents */ 
/* Define system frequency at 50 Hz */ 
Simulation Code Listing 
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1*-------------------------------------------------------------------------------------------------------*1 
1* Update Outputs * 1 
1*-------------------------------------------------------------------------------------------------------*1 
U = 150/sqrt(3 .0); 
Uan = U*sin(w*Time); 
Ubn = U*sin(w*Time-120*pil180); 
Ucn = U*sin(w*Time+120*pil180); 
Uab = Uan-Ubn; 
Ubc = Ubn-Ucn; 
Uca = Ucn-Uan; 
1* Calculate the phase to neutral voltage mag. *1 
I*Calculate the sinusoidal A,B,and C phase to*1 
1* neutral voltages 






1* Write Outputs *1 
1*-------------------------------------------------------------------------------------------------------*1 
Out[O] = Uab; 1* Output all variables to the workspace * 1 
Out[ 1] = Ubc; 
Out[2] = Uca; 
Out[3] = Uan; 
Out[ 4] = Ubn; 






} /* nlm blnk.c */ 
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B.7 User Model for Neural Network Current Controller for a Boost Rectifier 
This CASED module is a model of the COT ANN current controller, which has had its internal 
variables, constants and UO changed to enable it to operate with a boost rectifier. This model is 
used for the simulation of the COT ANN controlled boost rectifier, as shown in Fig. 4.9 Chapter 
4, section 4.3 . A flow diagram is provided in section 4.3, Fig. 4.10. 
/*************************************************************************/ 
/* Title : SIM Discrete Control Model : 
/* Routine : DC UserEvent 
/* Author :c.A. Worthmann 






















: Description: ANN current controller model */ 
Derived to control a Boost Rectifier to reduce mains voltage dips * / 
: Input : 0) Usa Phase A phase to neutral voltage 
: 1) Usb Phase B phase to neutral voltage 
: 2) Usc Phase C phase to neutral voltage 
: 3) Isa Phase A supply current 
: 4) Isb Phase B supply current 
: 5) Isc Phase C supply current 
: 6) Udc DC link voltage 
: Output : 0) Valpha 
: 1) Vbeta 
: 2) Ialpha reference 
: 3) Ibeta reference 
























I*Define all constants and setup variable names * 1 
1*--------------------------------------------------------------------------------------------------------*1 
#define FT double 1* Float type (float or double) *1 
#define EXP exp 
#define SQR T sqrt 
#define n (int) 1 0 
#define m (int) 12 
#define r (int)2 
#define B (FT)O. 12 
#define M (FT)O.05 
#define xmin (FT)-l. 0 
#define xmax (FT) 1.0 
#define wrnin (FT)-O. 7 
#define wrnax (FT)O.7 
#define xscale «(FT)xmax-(FT)xmin) 
#define xshift (FT)xmin 
#define wscale «(FT)wrnax-(FT)wmin) 
#define wshift (FT)wrnin 
1* exp for FT double, expf for FT float 
1* sqrt for FT double, sqrtf for FT float 
1* number of inputs 
1* number of hidden nodes 
1* number of outputs 
1* learning rate 
1* momentum rate 
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#define Ibase «FT) 1. 22S * IS) 
#define Wrbase «(FT)314.0) 



















FT nncurcon _ outputs[2]; 
1* Ibase constant 
1* base rotor speed 
1* line inductance 
1* input weight matrix 
1* output weight matrix 
1* change in input weights 
1* change in output weights 
1* input data in use 
1* input data in use 
1* actual output vector 
1* output error vector 
1* decision vector 













1*27.5 for 5kHz, dependent on sampling rate *1 
1* PU desired albe stator currents *1 
1* PU actual albe stator currents *1 
1* PU predicted albe stator currents *1 
1* PU albe output voltage to PWM *1 
1* RealU albe output voltage to PWM *1 
I*alpha beta mains voltages *1 




1* initialise weight, input and output data * I 
1* feedforward output calculation *1 
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void error _ calc( void); 
void backprop(void); 
void input(FT*); 
void v _s_albe_out_calc(void); 
void i_s_albe_hat_calc(void); 
float Eamains, Ebmains, Iamains, Ibmains; 
float Eapu, EBpu; 
float Cos, Sin; 
float MagUs; 




float CvOutk 1, CvOut; 
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/* error vector calculation 




/*Initialise main program */ 
/*--------------------------------------------------------------------------------------------------------*/ 




float * State; 
float *In; 
{ 
extern Models Model; 
float *Const, *lnputIndex, *Output, *DState; 
Simulation Code Listing 
APPENDIXB 
double Ts, Valpha, Vbeta, Ialpha, Theta, Ialpha_ref, ThetaJef; 
double IdsJef, IqsJef, nncurconjnputs[6] ; 
static float theta _ e; 
static int nnn=O; 
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#define Sample (Q -> Period) 
#define NumConst (int)(E->Val[OD 
#define NurnInput (int)(E->Val[lD 
#define ModelNum (int)(E->Val[2]) 
#define NumDState (int)(E->Val[3D 
/* Sampling Period of the controller 
Const = E-> Val + 4; 
InputIndex = E-> Val + 4+ NumConst; 
Output = Model[ModeINum] . ModNL->NLConsts; 
DState = E-> Val + 4 + NumConst + NurnInput ; 
#define Input( a) In[ (int )InputIndex[ a]] 
*/ 
/*-------------------------------------------------------------------------------------------------------*/ 
/*Update and read all inputs from system */ 
/*--------------------------------------------------------------------------------------------------------*/ 
#define Usa In[3] /* read in phase A phase to neutral voltage */ 
#define U sb In[ 4] /* read in phase B phase to neutral voltage */ 
#define Usc In[5] /* read in phase C phase to neutral voltage */ 
#define Isa In[O] /* read in phase A line current */ 
#define Isb In[ 1 ] /* read in phase B line current */ 
#define Isc In[2] /* read in phase C line current */ 
#define Udc In[7] /* read in DC link voltage */ 
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/*-------------------------------------------------------------------------------------------------------*/ 
/*Mains synchronisation block, see Chapter 4 pp 4.7 Eqn. (4.7) through (4.12) */ 
/*--------------------------------------------------------------------------------------------------------*/ 
Eamains = (Usa-O.5*Usb-O.5*Usc)*sqrt(2.0/3.0); /* calculate alpha mains voltage comp. */ 
Ebmains = (Usb - Usc)/(sqrt(2.0»; /*calculate beta mains voltage component */ 
MagUs = sqrt(Eamains*Eamains+Ebmains*Ebmains); /* calculate voltage magnitude */ 
Cos = EamainslMagUs; 
Sin = EbmainslMagUs; 
EApu = Eamains!Vbase; 
EBpu = Ebmains!Vbase; 
/* calculate mains cosine value 
/* calculate mains sine value 
/* alpha voltage in per unit 





Iamains = (Isa-O.5*Isb-O.5*Isc)*sqrt(2.013.0); /* calculate alpha mains current comp. */ 
Ibmains = (Isb - Isc)/(sqrt(2.0»; /* calculate beta mains current comp. */ 
/*-------------------------------------------------------------------------------------------------------*/ 
/*Input synchronised values into ANN * / 
/*--------------------------------------------------------------------------------------------------------*/ 
#define dum 1 Iamains/lbase /* define values to input variables * / 
#define dum2 Ibmains/lbase 
#define dum3 EApu 
#define dum4 EBpu 
/*--------------------------------------------------------------------------------------------------------*/ 
Ts = Sample; 
if(nnn==O) 




Cv=(K)* (TslLs ) * (IbaselVbase ); 
ScreenXY(22,21 ); 
printf{"Cv = %fTs = %f',Cv,Ts); 
} 
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/*--------------------------------------------------------------------------------------------------------*/ 
/* Voltage PI loop, see Chapter 4, pp 4.11, Eqn. (4.18) */ 
/*--------------------------------------------------------------------------------------------------------*/ 
UdcStar = 212.0; 
UdcError = UdcStar - Udc; 
I vOutk 1 = I vOut; 
CvOutk 1 = CvOut; 
/* desired DC link voltage level 
/* calculate DC voltage error 
/* save old control values 
IvOut = (0.3/2)*Sample*UdcError + IvOutkl; /* DC link PI controller 







/*Define all reference currents, see Chapter 4, pp 4.9, Eqns. (4.13) and (4. 14) * / 
/*--------------------------------------------------------------------------------------------------------*/ 
Ids Jef = lvOut; /* d-axis reference current 
Iqs_ref= 0.0; /* q-axis reference current 
IalphaJef= IdsJef*EApu-IqsJef*EBpu; /*alpha reference current 
Ibeta_ref = IdsJef*EBpu+IqsJef*EApu; /* beta reference current 
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/*-------------------------------------------------------------------------------------------------------*/ 
/*Pass values to ANN Baekpropagation algorithm */ 
/*--------------------------------------------------------------------------------------------------------*/ 
nneureonjnputs[O] = IalphaJef; 
nneureon jnputs[ 1] = Theta Jef; 
nneureonjnputs[2] = dum3; 
nneurconjnputs[3] = dum4; 
nneurcon jnputs[ 4] = dum 1; 
nneurconjnputs[5] = durn2; 
/*--------------------------------------------------------------------------------------------------------*/ 
/* Determine States */ 
/*--------------------------------------------------------------------------------------------------------*/ 
input( nneurcon jnputs); 
nnop _ ealeO; 
iftnnn != 0) 
{ 
error _ calcO; 
baekpropO; 
} 
v _ s _ albe _out _ calcQ; 
/*--------------------------------------------------------------------------------------------------------*/ 
/* Determine Outputs * / 
/*--------------------------------------------------------------------------------------------------------*/ 
Output[O] = nncurcon_outputs[O]/Vbase; /* Valpha volts */ 
Output[ 1] = nncurcon _ outputs[ 1 ]/Vbase; /* Vbeta volts * / 
Output[2] = IalphaJef*Thase; 
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Output[3] = IbetaJef*Ibase; 
nnn=nnn+l; 
/*--------------------------------------------------------------------------------------------------------*/ 
/* Cleanup and return * / 
/*--------------------------------------------------------------------------------------------------------*/ 
return (0); 
} /* End DC Blank */ 
/*-------------------------------------------------------------------------------------------------------*/ 
/*Perform all sub-routine functions * / 
/*--------------------------------------------------------------------------------------------------------*/ 






FT *px=x-l, *px_old=x_old-l, *pi_s_albe=i_s_albe, *pv_s_albe=v_s_albe; 
FT *pi _ s _ albe _ des=i _ s _ albe _des, *pv _ s _ albe jn=v _ s _ albe jn; 
*(pi_s_albe_des)= temp[O]; 
* (pi_s_albe_des+ l)=temp[l]; 
*(pv _s_albejn)=temp[2]; 
*(pv _ s _ albe jn+ 1 )=temp[3]; 
* (pi_ s _ albe )=temp[ 4]; 
* (pi_ s _ albe+ 1 )=temp[ 5]; 
/* -> i_s_albe_des[O] 
/* -> i_s_albe_des[l] 
/* -> i_s_albe[O] 
/* -> i_s_albe[l] 









*(px+9)=*(pv _s_albe+ 1); 
*(px+8)=*(pv _ s _ albe); 
* (px+ 7)=* (px+ 1); 
*(px+6)=*(px); 
*(px+5)=*(px+3); 
* (px+4)= * (px+2); 
* (px+ 3 )=*(pv _ s _ albe jn+ 1); 
* (px+2)=*(pv _ s _albe jn); 
*(px+ 1 )=*(pi_s _ albe+ 1); 
*(px)=*(pi_s_albe); 
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/*--------------------------------------------------------------------------------------------------------*/ 
/*Caleulate all outputs for ANN */ 
/*--------------------------------------------------------------------------------------------------------*/ 
void v _ s _albe _out _ ealeO 
{ 
FT *pv_s_albe=v_s_albe, *py=y, *pts_albe_des=i_s_albe_des; 
FT *pv _ s _ albe _ out=v _ s _ albe _out; 
static int nn=O; 
*pv _ s _ albe=( (*pi _ s _ albe _des )-(*py) )/Cv; 
*(pv _ s _ albe+ 1 )=( (*(pi_ s _ albe _ des+ 1) )-(*(py+ 1» )/Cv; 
Simulation Code Listing 
} 
if(*(pv _s_albe+ 1» 1) *(pv _s_albe+ 1)=1; 
if(*(pv _s_albe)<-I) *pv _s_albe=-I; 
if(*(pv _ s _ albe+ 1 )<-1) *(pv _ s _ albe+ 1 )=-1; 
APPENDIXB 
*(pv _ s _ albe _out )=( -(* (pv _ s _ albe) )+EApu) *Vbase; 
*(pv _ s _ albe _ out+ 1 )=( -(*(pv _ s _ albe+ I) )+EB pu )*Vbase; 
nncurcon_outputs[O]=*(pv_s_albe_out); /* v_s_albe_out[l] -> 





/*Optimise VO for ANN */ 
/*--------------------------------------------------------------------------------------------------------*/ 
void nnop _ calcO 
{ 
int row, col, opnum; 
FT z[l]; 








*(pd _ old+= 1 )=*(pd+= I); 
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} 
} 
*(pd)=1 .0/(1 .0+EXP( -(*pz»); 
for( opnum=O;opnum<r;opnum++) { 
i£trow=O) 
*(py+ 1 )=(FT)O. 0; 
*(py+=I)+=*(pV+=I)*(*pd); 
} 
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/*-------------------------------------------------------------------------------------------------------*/ 
/*Calculate error for Backpropagation * / 
/*--------------------------------------------------------------------------------------------------------*/ 
void error _ calcO 
{ 
} 
FT *pi_s_albe=i_s_albe, *pi_s_albe_hat=i_s_albe_hat, *pe=e; 
FT *pi _ s _ albe _ des=i _ s _ albe _des; 
*pe= (*pi_s_albe)-(*pi_s_albe_hat); 
*(pe+ 1)= (*(pi_s_albe+ 1»-(*(pi_s_albe_ hat+ 1»; 
* pi_s_albe_hat=*pi_s_albe_des; 1* for constant Cv 
* (pi_s _albe _ hat+ 1 )=*(pi_s _ albe _ des+ 1); 
*1 
/*-------------------------------------------------------------------------------------------------------*/ 
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int row, col, opnum; 






fore opnum=O;opnum<r;opnum++) { 









pd=d _ old-I; 
pV=V-l; 
for(row=O;row<m;row++ ){ 
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} 
} 
APPENDIXB Page B.59 
/*-------------------------------------------------------------------------------------------------------*/ 
/*Setup initial weight states */ 
/*--------------------------------------------------------------------------------------------------------*/ 







/* initialise W 





/* initialise V 
*(p+= 1 )=wscale*(FT)randO/«(FT)RAND _ MAX +(FT) 1. O)+wshift; 
} 
} 
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*/ 
*/ 
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APPENDIXC 
HYPERSIGNAL REAL-TIME BLOCK FUNCTION CODE 
LISTING 
C.I PWM Control Block Function 
The Block Wizard generates code for the Dynamic Linker Library files (DLL) in Hypersignal and a 
template for the real-time DSP code. This DSP code template is generated as two separate files, one 
being the main code body, and the other being the include file where all the constants and subroutines 
are initialised. 
This Appendix contains the program listings of the Hypersignal module programs used to perform 
the timing measurements in Chapter 5. The Listings are arranged in the order in which they are cited 
in the chapter. All the programs listed were written as part of this thesis. 
C.LI PWM Control Block Include code 
This is the include file for the PBM 1/87 Hanning ASIC control code, which is listed below in C.l .2. 
1* II 
II FILE NAME : --pwmcont.h II 
II BLOCK NAME: PWM control II 
II GROUP NAME: Motion Control II 
II PURPOSE : Provides the real-time block's DSP header file. II 
II Hypersignal Block Wizard Version 4.00.14 Auto-Generated Block II 
II II 
II Number of Inputs : 3 II 





Creation Date: Thu - 06 November 1997 








1* DEFINITIONS *1 
1************************************************************************/ 
1* boolean macros *1 
typedef unsigned int BOOL; 
#define FALSE 0 
#define TRUE 1 
#define DecodesO 0 
#define Decodes 1 1 
#define decO (int) Ox818800 
#define dec 1 (int) Ox819000 
1* Define the DECODESO pin 
1* Define the DECODES 1 pin 
*1 
*1 
I*Define the memory location ofDECODESO*1 
I*Define the memory location of DECODES 1 *1 
1************************************************************************1 





1* Synchronization Addresses *1 
1************************************************************************1 
unsigned int * Syncln; 
unsigned int * SyncOut; 
1* ptr to input sync value 
1* ptr to output sync value 
*1 
*1 
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/************************************************************************/ 
/* Input Data Pointers / Framesizes */ 
/************************************************************************/ 
float * InPtrO; /* input 0 data pointer */ 
float *InPtr1; /* input 1 data pointer */ 
float *InPtr2; /* input 2 data pointer */ 
unsigned int FramesizelnO; /* input 0 framesize */ 
unsigned int Framesizelnl; /* input 1 framesize */ 
unsigned int Framesizeln2; /* input 2 framesize */ 
/************************************************************************/ 
/* Block Parameters */ 
/************************************************************************/ 
int _Enable; /* Define parameters for the function blocks * / 
int _Frequencyphase; /* dialog box */ 
int _Decoding; 
int _BoardNo; 
int *Data _word; 
int * Status_word; 
/************************************************************************/ 







NOTE: If your block requires persistent variables, then they must be put here. 
DO NOT USE global variables or statics in the C source file unless you really 
want them to be shared by all instances of this block. If you do add variables, 
update the "#define INTV AR_SIZE" in the PC's header (.h) file to reflect the 
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} PARAMS; 
1************************************************************************1 
1* FUNCTION PROTOTYPES *1 
1************************************************************************1 
void pwmcontr_INT (pARAMS *pParam); 1* optional block interrupt routine *1 
void pwmcontr_INIT (pARAMS *pParam); 1* optional block initialization routine *1 
void pwmcontr_STOP (pARAMS *pParam); 1* optional block stop routine *1 
void pwmcontr_RESTART (pARAMS *pParam); 1* optional block restart routine *1 
void pwmcontr(p ARAMS *pParam); 1* main block routine *1 
void pollpwm(int *S_word); 1* polls the pwm chip until ready *1 
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C.1.2 PWM Control Block C-source code 
This program is the control code for the PBM 1187 Hanning ASIC. This code is used to calculate 
the COT ANN current controller's sampling times when controlling a boost rectifier, as shown in Fig. 





FILE NAME : -I'wmcont.c 
BLOCK NAME: PWM control 









PWM Hanning control card 
Hypersignal Block Wizard Version 4.00.14 Auto-Generated Block 





II Number of Outputs: 0 II 
H H 
II Creation Date: Thu - 06 November 1997 II 
II Creation Time: 08 :15 AM II 
11=============================*1 
#include "-I'wmcont.h" 
#define TAUS «int)O) 
#define TTOT ((int)O) 
1* Include necessary files 
1* Define the turn-off time 




#define TMIN ((int)O) 1* Define the turn-on time *1 
#define VORTL ((int)2) 1* Define switching frequency scaling factor *1 
#define TSTART ((int)(512-(322/(VORTL+l)))) 1* Calculate the start time *1 
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1************************************************************************1 
1* Optional real-time block interrupt routine *1 
1************************************************************************1 
1* If this routine is activated, it will be called in response to a selected DSP interrupt. *1 
1* If this routine in not activated, the main block routine will be called in response to a * I 
1* selected DSP interrupt. * I 
1************************************************************************1 
1* 





1* Optional real-time block initialization routine *1 
1************************************************************************1 
1* If this routine is activated, it will be called one time before the main application begins. * I 
1* This allows for any required software or hardware initialization to be performed before *1 
1* the block executes. * I 
1************************************************************************1 
void pwmcontr _ INIT(P ARAMs *pParam) 
{ int *temp; 
if{pParam-> _Decoding = DecodesO) 
{ 
1* check which decoding pin is being used * I 
(pParam->Data_word) = (int*)(decO + ((pParam-> _BoardNo)*256»; 
(pParam->Status_word) = (int*)(decO + 1 + ((pParam-> _BoardNo)*256»; 




{ (pParam->Status_word) = (int*)(decl + l+«pParam-> _BoardNo)*256»; 
(pParam->Data_word) = (int*)(decl + «pParam-> _BoardNo)*256»; 
} 
*(pParam->Status_word) = 128; 
*(pParam->Status_word) = 128; 
pollpwm«pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
pollpwm( (pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
pollpwm( (pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
pollpwm«pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
pollpwm«pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
pollpwm( (pParam->Status _word»; 
* (pParam->Data_ word) = «int)O); 
pollpwm( (pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
pollpwm( (pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
poUpwm( (pParam->Status _word»; 
*(pParam->Data_word) = TAUS; 
pollpwm( (pParam->Status _word»; 
/* set up 16 bit addressing mode 
/* set add res to zero 
/* wait for pwm chip to be ready 
/* write Ua to PWM chip 
/* write Vb to PWM chip 
/* write phi 1 to PWM chip 
/* write dphi 1 to PWM chip 
/*write phiO to PWM chip 
/*write dphiO to PWM chip 
/*write phiadd to PWM chip 
/* unused 
/*write turn-off time to PWM chip 
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I*write dead band to PWM chip *1 
I*write turn-on time to PWM chip *1 
*(pParam->Data_word) = TTOT; 
pollpwm( (pParam->Status _word)); 
*(pParam->Data_word) = TMIN; 
pollpwm( (pParam->Status _word)); 
*(pParam->Data_word) = VORTL; 
pollpwm( (pParam->Status _word)); 
*(pParam->Data_word) = TSTART; 
I*write switch freq . scale value to PWM chip*1 
I*write start time to PWM chip *1 
} 
1************************************************************************1 
1* Optional real-time block stop routine *1 
1************************************************************************1 
1* If this routine is activated, it will be called whenever the block diagram worksheet's * 1 
1* execution is stopped. Blocks that deal with hardware may need this routine to stop the *1 
1* hardware's execution. *1 
1************************************************************************1 
void pwmcontr_STOP(pARAMS *pParam) 
{ 
} 
*(pParam->Status_word) = 0; 
* (pParam->Status _word) = 0; 
1* disable PWM chip 




1* Optional real-time block restart routine *1 
1************************************************************************1 
1* If this routine is activated, it will be called whenever a block diagram worksheet is * I 
1* executed after being stopped. Blocks that deal with hardware may need this routine * 1 
1* to restart the hardware's execution. * I 
1************************************************************************1 
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void pwmcontr_RESTART(pARAMS *pParam) 
{ 
i£tpParam-> _Decoding = DecodesO) 1* re-initialises the chip on reset *1 
{ (pParam->Status_word) = (int*)(decO + l+«pParam-> _BoardNo)*256) ); 
(pParam->Data_word) = (int*)(decO + «pParam-> _BoardNo)*256) ); 
} 
else 
{ (pParam->Status_word) = (int*)(decl + l+«pParam-> _BoardNo) *256) ); 
(pParam->Data_word) = (int*)(decl + «pParam-> _BoardNo)*256) ); 
} 
*(pParam->Status _word) = 128; 
*(pParam->Status_ word) = 128; 
pollpwm«pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
pollpwm( (pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
pollpwm( (pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
pollpwm( (pParam->Status _word»; 
* (pParam->Data_ word) = «int)O); 
pollpwm( (pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
pollpwm( (pParam->Status _word»; 
*(pParam->Data_word) = «int)O); 
pol1pwm( (pParam-> Status _word»; 
*(pParam->Data_word) = «int)O); 
1* set up 16 bit addressing mode 
1* set addres to zero 
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pollpwm( (pParam-> Status _word»; 
*(pParam->Data_word) = «int)O); /* unused */ 
pollpwm( (pParam->Status _word» ; 
*(pParam->Data_word) = TAUS; /* turn off time */ 
pollpwm( (pParam->Status _word» ; 
*(pParam->Data_word) = TTOT; /* dead band */ 
pollpwm( (pParam->Status _word» ; 
*(pParam->Data_word) = TMIN; /* turn on time */ 
poUpwm( (pParam->Status _word»; 
*(pParam->Data_word) = VORTL; /* switching frequency scale value */ 
pollpwm( (pParam->Status _word»; 
*(pParam->Data_word) = TSTART; /* start of processing cycle */ 
} 
/************************************************************************/ 
/* Real-time block routine */ 
/************************************************************************/ 
/* This is the main block routine. It is called during each loop of the main application. * / 
/* If an interrupt is selected, and the interrupt routine above is not activated, this routine * / 
/* will be called in response to the selected 




void pwmcontr(p ARAMS *pParam) 
{ 
unsigned int index; 
float Ua,Vb,freq; 
Ua = *(pParam->InPtrO); 
Vb = *(pParam->InPtrI); 
/* index for frame processing loop 
/* variable used 
/* accessing input data 0 
/* accessing input data 1 
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freq = *(pParam->InPtr2); /* accessing input data 2 */ 
if(pParam-> _Enable) /* check if enabled in dialog box */ 
{ 
*(pParam->Status_word) = 129; /* set address to zero */ 
pollpwm( (pParam->Status _word»; 
*(pParam->Data_word) = (int)Ua; /* write out Ua voltage to PWM chip */ 
pollpwm( (pParam->Status _word»; 
*(pParam->Data_word) = (int)Vb; /* write out Vb voltage PWM chip */ 
if (pParam-> _Frequencyphase) /* check mode of operation of PWM chip */ 
{ 
*(pParam->Status_word) = 897; /* go frequency memory address for */ 
pollpwm( (pParam->Status _word»; 





*(pParam->Data_word) = (int)freq; /* write phase angle to PWM chip */ 
} 
} 
else /* if not enabled in dialog box */ 
{ 
* (pParam->Status _word) = 0; /* disable chip */ 
} 
} 
void pollpwm(int *S_word) /* Subroutine to poll the PWM chip */ 
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{ 
int check; 
check = *(S_word); 
while ((check & Oxl) != 0) 
{ 
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C.2 ANN Current Controller Block Function 
C.2.1 ANN Current Controller Block Include Code 
This is the include file for the COT ANN current controller, which is listed below in C.2.1. 
1* II 
II FILE NAME : neur2.h II 
II BLOCK NAME: ANNtest II 
II GROUP NAME: neural network II 
II PURPOSE : Provides the real-time block's DSP header file. II 
II Hypersignal Block Wizard Version 4.00.14 Auto-Generated Block II 
II II 
II Number of Inputs: 7 II 
II Number of Outputs: 4 II 
II II 
II Creation Date: Thu - 28 May 1998 II 
II Creation Time: 03 :01 PM II 
II *1 
1************************************************************************1 
1* DEFINITIONS *1 
1************************************************************************1 
1* boolean macros *1 
typedef unsigned int BOOL; 
#define FALSE 0 
#define TRUE 1 
#define FT double 1* Float type (float or double) 
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*1 
#define EXP exp 
#define SQR T sqrt 
#define n (int}1 0 
#define m (int) 12 
#define r (int)2 
#define B (FT)O.12 
#define M (FT)O.05 
#define xmin (FT)-l. 0 
#define xmax (FT) 1. 0 
#define wmin (FT)-O. 7 
#define wmax (FT)O.7 
#define xscale «FT)xmax-(FT)xmin) 
#define xshift (FT)xmin 
#define wscale «FT)wmax-(FT)wmin) 
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/* exp for FT double, expf for FT float 
/* sqrt for FT double, sqrtf for FT float 
/* number of inputs 
/* number of hidden nodes 
/* number of outputs 
/* learning rate 








/* setting up dimensions for ANN matrices */ 
/* Scaling factor for weight functions */ 
/* input weight matrix */ 
/* output weight matrix */ 
/* change in input weights */ 
/* change in output weights */ 
/* input data in use */ 
/* input data in use */ 
/* actual output vector */ 
/* output error vector */ 
/* descision vector */ 
/* old descision vector */ 
/* Cv=Ts/Ls*IbaselVbase */ 
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FT K=(FT)40.0; /* for SkHz Sampling rate */ 
FT i_s_albe_des[2]; /* PU desired albe stator currents */ 
FT i_s_albe[2]; /* PU actual albe stator currents */ 
FT i_s_albe_hat[2]; /* PU predicted albe stator currents */ 
FT v_s_albe[2]; /* PU albe output voltage to PWM */ 
FT v_s_albe_out[2]; /* RealU albe output voltage to PWM */ 
FT v_s_albejn[2]; /*alpha beta mains voltages */ 
FT nncurcon_outputs[2]; /* Output vector from this program -> */ 
float Eamains,Ebmains,Iamains,Ibmains; /*alpha-beta mains voltage and current *1 
float Eamainsn, Ebmainsn, Iamainsn, Ibmainsn; I*phase adjusted alpha-beta mains V and I *1 
float Usa, Usb, Use, Isa, Isb, lse, Udc; 
float Ls, a; 
float EApu,EBpu; 
float Cos, Sin; 
1* sampled voltages and currents 
/* Line inductance and phase adjustment 
/* alpha-beta per unit volt ages 





float MagUs, Imag; 
float Voltlim; 
1* magnitude of mains V and I space vectors * / 
float Ud,Uq,Id,Iq; 
float UdcStar; 
float UdcError, UdcErrorp; 
float IvOutkl,IvOut; 
1* Voltage limit 
1* d-q voltage and currents 
1* required voltage level 
1* DC error states 
I*Voltage integrator output 
float CvOutkl,CvOut; I*Voltage controller output 
float Vbase,Ibase,Ls 1, Samplingrate, V scale, Udcscale,Iscale, U dc Jef; 









1* Data Pointers I Parameter Structure *1 
1************************************************************************1 
typedef struct 
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{ 
/************************************************************************/ 
/* Synchronization Addresses */ 
/************************************************************************/ 
unsigned int * SyncIn; 
unsigned int * SyncOut; 
/* ptr to input sync value 




/* Input Data Pointers / Frarnesizes */ 
/************************************************************************/ 







unsigned int FrarnesizeInO; 
unsigned int FramesizeInl; 
unsigned int FrarnesizeIn2; 
unsigned int FrarnesizeIn3; 
unsigned int FrarnesizeIn4; 
unsigned int FrarnesizeIn5; 
unsigned int FrarnesizeIn6; 
/* input 0 data pointer 
/* input 1 data pointer 
/* input 2 data pointer 
/* input 3 data pointer 
/* input 4 data pointer 
/* input 5 data pointer 
/* input 6 data pointer 
/* input 0 frarnesize 
/* input 1 frarnesize 
/* input 2 frarnesize 
/* input 3 frarnesize 
/* input 4 frarnesize 
/* input 5 frarnesize 
















/* Output Data Pointers / Frarnesize */ 
/************************************************************************/ 
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float *OutPtrO; /* output 0 data pointer */ 
float *OutPtr1; /* output 1 data pointer */ 
float *OutPtr2; /* output 2 data pointer */ 
float *OutPtr3; /* output 3 data pointer */ 
unsigned int FramesizeOutO; /* output 0 framesize */ 
unsigned int FramesizeOut 1; /* output 1 framesize */ 
unsigned int FramesizeOut2; /* output 2 framesize */ 
unsigned int FramesizeOut3; /* output 3 framesize */ 
/************************************************************************/ 
/* Block Parameters */ 
/************************************************************************/ 
float _Vbase; /* define scaling factors */ 
float _Ibase; 
float Ls· - , 
float _ Samplingrate; 
float _ Vscale; 
float _Udcscale; 
float _I scale; 
float _UdcJef; 
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/************************************************************************/ 
/* Internal Persistent Variables */ 
/************************************************************************/ 
/* NOTE: If your block requires persistent variables, then they must be put here. */ 
/* DO NOT USE global variables or statics in the C source file unless you really want * / 
/* them to be shared by all instances of this block. If you do add variables, update the */ 
/* "#define INTV AR_S IZE " in the PC's header (.h) file to reflect the proper internal */ 




/* FUNCTION PROTOTYPES */ 
/************************************************************************/ 
void neur2_INT (PARAMS *pParam); 1* optional block interrupt routine 
void neur2_INIT (pARAMS *pParam); /* optional block initialization routine 
void neur2_STOP (pARAMS *pParam); 1* optional block stop routine 
void neur2_RESTART (pARAMS *pParam); /* optional block restart routine 
void neur2(p ARAMS *pParam); /* main block routine 
void init_data(void); /* initialise weight, input and output data 
void nnop_calc(void); /* feedforward output calculation 
void error_calc(void); 
void backprop(void); 
void input(double temp[]); 
void v _s _ albe _ out_ calc(void); 
void i_s_albe_hat_calc(void); 
/* error vector calculation 
1* error backpropagation weight update 
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C.2.2 ANN Current Controller Block C-source code 
This program is the COT ANN current controller for a boost rectifier. This code is used to calculate 
the COT ANN current controller's sampling times when controlling a boost rectifier, as shown in Fig. 
5.1 Chapter 5, section 5.1 . A flow diagram is provided in section 5.1, Fig. 5.2. 
1*===========================11 
II FILE NAME: neur2.c II 
II BLOCK NAME: ANNtest II 
II GROUP NAME: neural network II 
II PURPOSE: Provides the real-time block's DSP C source code for an ANN II 
II current controller for a Boost Rectifier. II 
II Hypersignal Block Wizard Version 4.00.14 Auto-Generated Block II 
I H 
II Number ofInputs : 7 II 
II Number of Outputs: 4 II 
H H 
II Creation Date: Thu - 28 May 1998 II 





1* Include necessary files *1 
1************************************************************************1 
1* Optional real-time block interrupt routine *1 
1************************************************************************1 
1* If this routine is activated, it will be called in response to a selected DSP interrupt. *1 
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1* If this routine in not activated, the main block routine will be called in response to a * I 
1* selected DSP interrupt. *1 
1*************************************************************************1 
1* 





/* Optional real-time block initialization routine */ 
1************************************************************************1 
1* If this routine is activated, it will be called one time before the main application begins. *1 
1* This allows for any required software or hardware initialization to be performed before *1 
/* the block executes. *1 
/************************************************************************/ 
/* 





/* Optional real-time block stop routine */ 
/************************************************************************/ 
/* If this routine is activated, it will be called whenever the block diagram worksheet's * / 
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1* execution is stopped. Blocks that deal with hardware may need this routine to stop * 1 
1* the hardware's execution. *1 
1************************************************************************1 
1* 





1* Optional real-time block restart routine *1 
/************************************************************************1 
/* If this routine is activated, it will be called whenever a block diagram worksheet is * 1 
/* executed after being stopped. Blocks that deal with hardware may need this routine to */ 
/* restart the hardware's execution. *1 
1************************************************************************/ 
/* 




/* Real-time block routine *1 
/************************************************************************/ 
/* This is the main block routine. It is called during each loop of the main application. * / 
/* If an interrupt is selected, and the interrupt routine above is not activated, this routine */ 
/* will be called in response to the selected interrupt instead of during the main * / 
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1* application loop. *1 
1************************************************************************1 
void neur2(P ARAMS *pParam) 
{ 
unsigned int index; 1* index for frame processing loop 
double Ts, Valpha, Vbeta, Ialpha, Ibeta, IalphaJef, IbetaJef; 
double IdsJef, IqsJef, nncurconjnputs[6]; 
static float theta _ e; 
static int nnn=O; 
a= (53 .0/360.0)*2.0*3.1415; 
Vbase = (pParam-> _ Vbase); 
Ibase = (pParam-> _Ibase); 
Lsl = (pParam-> _Ls); 
Samplingrate = (pParam-> _ Samplingrate); 
Vscale = (pParam-> _ Vscale); 
Udcscale = (pParam-> _Udcscale); 
Iscale = (pParam-> _Iscale); 
UdcJef= (pParam-> _UdcJef); 
1* define phase adjustment angle 





I*Update and read all inputs from system *1 
1************************************************************************1 
Usa = *(pParam->InPtrO); 1* Read in phase A phase voltage *1 
Usa = (7.4*Vscale*(Usa+80.0»/32767.0; 1* Scale phase A voltage *1 
Usb =*(pParam->InPtrl); 1* Read in phase B phase voltage *1 
Usb = (7.5*Vscale*(Usb+50.0»/32767.0; 1* Scale phase B voltage *1 
Usc = *(pParam->InPtr2); 1* Read in phase C phase voltage *1 
Usc = (7.9*Vscale*(Usc»/32767.0; 1* Scale phase C voltage *1 
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Isa = *(pParam->InPtr3); 1* Read in phase A line current 
Isa = (l0.4*Iscale*(Isa-40.0))/32767.0; 1* Scale phase A current 
Isb = *(pParam->InPtr4); 1* Read in phase B line current 
Isb = {lO.94*Iscale*(Isb+137.0))/32767.0; 1* Scale phase B current 
Isc = *(pParam->InPtrS); 1* Read in phase C line current 
Isc = (l0.4*Iscale*(Isc+1O.O))/32767.0; 1* Scale phase C current 
Udc = *(pParam->InPtr6); 1* Read in DC link voltage 










I*Mains synchronisation block, see Chapter 4 pp 4.7 Eqn. (4.7) through (4.12) *1 
1************************************************************************1 
Eamains = (Usa-O.S*Usb-O.S*Usc)*sqrt(2.0/3 .0); 1* calculate the alphalbeta comp. *1 
Ebmains = (Usb - Usc)/(sqrt(2.0)); 1* of the mains space vector *1 
Eamainsn= Eamains*cos(a) - Ebmains*sin(a); 
Ebmainsn=Eamains*sin(a)+Ebmains*cos(a); 
I*phase adjust the alphalbeta voltages*1 
MagUs = sqrt(Eamainsn*Eamainsn+Ebmainsn*Ebmainsn); 1* calculate mains voltage *1 
1* space vector * I 
EApu = EamainsnIMagUs; 
EBpu = EbmainsnIMagUs; 
1* calculate per unit alphalbeta voltages *1 
Iamains = (Isa-O.S*Isb-O.S*Isc)*sqrt(2.0/3 .0); 
Ibmains = (Isb - Isc)/(sqrt(2.0)); 
Imag=sqrt(Iamains*Iamains+Ibmains * Ibmains ); 
I*calculate alphalbeta current comp. *1 
I*calculate current magnitude *1 
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1************************************************************************1 
I*Input synchronised values into ANN *1 
1************************************************************************1 
#define dum 1 Iamains/Imag 
#define dum2 IbmainslImag 
#define dum3 EApu 
#define dum4 EBpu 




init _ dataO; 
Cv=(K)*(TslLs 1 )*(13 .511 07.0); 
} 
1* prepare inputs to ANN *1 
I*calculate voltage constant' *1 
1************************************************************************1 
1* Voltage PI loop, see Chapter 4, pp 4.11, Eqn. (4.18) *1 
1************************************************************************1 
UdcError = UdcJef - Udc; 
IvOutkl = IvOut; 
CvOutkl = CvOut; 
Idmax = 1.0; 
I*calculate DC link error *1 
1* store previous integrator value * I 
1* store previous voltage controller output * I 
1* set d-axis current limit *1 
IvOut = «0.273*(UdcError)*Samplingrate)+IvOutkl); 1* perform integration *1 
CvOut=« 1 . 0+200 . 0 * Samplingrate)1 (1 . 0+ 5 0 .0 * Samplingrate)) * (IvOut) + 
(CvOutkl-IvOutkl)/(1.0+50.0*Samplingrate); 1* perform PI control *1 
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/************************************************************************/ 
/*Define all reference currents, see Chapter 4, pp 4.9, Eqns. (4.13) and (4.14) */ 
/************************************************************************/ 





/* set d-axis current reference * / 
/* check that reference is below the max limit*/ 
IqsJef== 0.0; /* set q-axis current to zero to achieve unity pf* / 
Ialpha Jef == Ids Jef*EApu-Iqs Jef*EBpu; 
IbetaJef == -(IdsJef*EBpu+lqsJef*EApu); 
/* calc alpha reference current 




/*Pass values to ANN Backpropagation algorithm */ 
/************************************************************************/ 
nncurconJnputs[O] == IalphaJef; 
nncurconjnputs[l] == IbetaJef; 
nncurcon jnputs[2] == dum3; 
nncurcon Jnputs[3] == dum4; 
nncurconJnputs[4] == dum1; 
nncurconJnputs[S] = dum2; 
/************************************************************************/ 
/* Determine States */ 
/************************************************************************/ 
input( nncurcon jnputs); 
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nnop_calcO; 
if(nnn != 0) 
{ 
} 
error _ calcO; 
backpropO; 
v s albe out calcO; -- - -
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/************************************************************************/ 
/* Determine Outputs */ 
/************************************************************************/ 
*(pParam->OutPtrO) = (32767.0*(nncurcon_outputs[0])Nbase); /* Valpha volts */ 
*(pParam->OutPtrl) = (32767.0*(nncurcon_outputs[1])Nbase); /* Vbeta volts */ 
*(pParam->OutPtr2) = IalphaJeP'32000.0; 




/*Perform all sub-routine functions */ 
/************************************************************************/ 
/*Organises all ANN inputs into correct variables */ 
/************************************************************************/ 
void input( double temp[]) 
{ 
int i; 
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FT *px=x-l, *px_old=x_old-l, *pi_s_albe=i_s_albe, *pv_s_albe=v_s_albe; 
FT *pi_s_albe_des=i_s_albe_des, *pv _s_albejn=v _s_albe_in; 
*(pi_s_albe_des)= temp[O]; 
* (pi_s _ albe _ des+ 1 )=temp[ 1]; 
*(pv _s_albejn)=temp[2]; 
*(pv _ s _ albe jn+ 1 )=temp[3]; 
* (pi _ s _ albe )=temp[ 4]; 
* (pi_s _albe+ 1 )=temp[ 5]; 
} 
for(i=O ;i<n;i++) 
*(px _ old+= 1 )=*(px+= 1); 
px=x; 
* (px+9 )=*(pv _ s _ albe+ 1 ); 
*(px+8)=*(pv _ s _albe); 
* (px+ 7)=*(px+ 1); 
*(px+6)=*(px); 
*(px+5)=*(px+ 3); 
* (px+4)=* (px+2); 
*(px+ 3 )=*(pv _ s _ albe jn+ 1); 
* (px+2)=*(Pv_s_albejn); 
*(px+ 1 )=*(pi_ s _ albe+ 1); 
*(px)=*(Pi_s _albe); 
/* -> i s albe des[O] -- -
/* -> i_s_albe[O] 
/* -> i_s_albe[l] 
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/************************************************************************/ 
/*Calculate all outputs for ANN */ 
/************************************************************************/ 
void v _ s _ albe _out _ calcO 
{ 
FT *pv_s_albe=v_s_albe, *py=y, *pi_s_albe_des=i_s_albe_des; 
FT *pv _ s _ albe _ out=v _ s _ albe _out; 
static int nn=O; 
*pv_s_albe=«(*pi_s_albe_des)-(*py))/(Cv)); /* calc alphalbeta voltages */ 
*(pv _s_albe+ 1)=(((*(pi_s_albe_des+ 1))-(*(py+ 1 )))/(Cv)); 
ift*(pv _s_albe» 1) *pv _s_albe=l; /* scale alphalbeta voltages < 1 per unit */ 
ift*(pv _s_albe+ 1» 1) *(pv _s_albe+ 1)=1; 
if(*(pv _ s _ albe )<-1) *pv _ s _ albe=-I; 
if(*(pv _ s _ albe+ 1 )<-1) *(pv _ s _ albe+ 1 )=-1; 
*(pv _ s _ albe _out )=( -(*(pv _ s _ albe) )+(EApu) )*Vbase/2. 0; 
*(pv _s_albe_out+ 1)=( -(*(pv _s_albe+ 1 ))+EBpu)*Vbase/2.0; 
nncurcon _ outputs[O]=(*(pv _ s _ albe _out)); /* v _ s _ albe _ out[ 1] -> 
nncurcon_outputs[I]=(*(pv_s_albe_out+l)); /* v_s_albe_out[2]-> 
*/ 
*/ 
if((nncurcon_outputs[OD>Vbase) nncurcon_outputs[O]=Vbase; /* scale voltages */ 
if( (nncurcon _ outputs [ 1 D> Vbase) nncurcon _ outputs[ 1 ]=Vbase; 
if( (nncurcon _ outputs[OD<-Vbase) nncurcon _ outputs[ 0]=-Vbase; 
if( (nncurcon _ outputs [ 1 D<-Vbase) nncurcon _ outputs[ 1 ]=-Vbase; 
} 
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/************************************************************************/ 
/*Optimise I/O for ANN */ 
/************************************************************************/ 
void nnop _ calc() 
{ 
int row, col, opnum; 
FT z[l]; 
FT *pz=z, *pd=d-l , *pd_old=d_old-I,*pV=V-I, *pW=W-I , *px=x-l , *py=y-l ; 
for(row=O;row<m;row++) { 








*(pd)=l .O/(l.O+EXP( -(*pz))); 
fore opnum=O;opnum<r;opnum++){ 
if(row=O) 
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/************************************************************************/ 
/*Calculate error for Backpropagation */ 
/************************************************************************/ 
void error _ calcO 
{ 
} 
FT *pi_s_albe=i_s_albe, *pi_s_albe_hat=i_s_albe_hat, *pe=e; 
FT *pi_s_albe_des=i_s_albe_des; 
*pe= (*pi_s_albe)-(*pi_s_albe_hat); 
*(pe+ 1)= (*(pi_s_albe+ 1))-(*(pi_s_albe_hat+ 1)); 
* pi_s_albe_hat= * pi_s_albe_des; /* for constant Cv 
* (pi_s_albe_hat+ l)=*(pi_s_albe_des+ 1); 
*/ 
/************************************************************************/ 




int row, col, opnum; 






for( opnum=O;opnum<r;opnum++) { 
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temp+=(*(pe+=I»*(*(pV+=l»; 
} 












for( opnum=O;opnum<r;opnum++) { 
pdV+=l; 
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/************************************************************************/ 
/* Setup initial weight states */ 
/************************************************************************/ 
void init _ dataQ 
{ 
int row,col; 
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FT *p; 








1* initialise V 
*(p+= 1 )=wscale*(FT)randO/( (FT)RAND _ MAX +(FT) 1. O)+wshift; 
} 
} 
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APPENDIXD 
BOOST RECTIFIER HARDWARE PROFILE 
D.I Overview 
This Appendix provides an overview of the construction of the IGBT Voltage-Sourced Inverter 
topology, used to realise the practical boost rectifier system for the investigation in Chapter 5. 
The signal sensing and conditioning circuitry for the current, and voltage feedback is discussed. 
The design and operation of the PWM Hanning controller card will be described, along with the 
optical fibre link to the boost rectifier power circuitry. 
For the practical implementation and verification ofthe design of the ANN current controller, and 
the system simulations performed in chapter 4, a hardware and software platform is required that 
can realise the necessary real time control strategies. Innovative Integrations ADC64 Digital 
Signal Processing (DSP) card was chosen as the hardware platform, as it allows for fast data 
acquisition and control. Hyperceptions Hypersignal Real time Integrated Design Environment 
(RIDE) [Hypersignall] was chosen as the software platform, as it supports both real-time and 
simulation DSP analysis, in addition to providing support for user-written and user-defined 
functions or algorithms for unique situations. The software not only allows for limitless 
simulation, analysis and design, but also provides support for a number of plug-in DSP hardware 
cards (such as the ADC64 card) to allow associated real-time signal processing. 
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D.2 Practical System Structure 
Fig. D.l shows the practical system in block diagram form. 
220 V 
Fig. D.l Structure of practical system 
The components of the hardware system, are the IGBT Forced-commutated rectifier, the 
analogue signal sensing and conditioning circuitry, the PWM Hanning card, the ADC64 DSP card 
and a personal computer to host the cards and to interface between the software and hardware 
platforms. 
The signal sensing and conditioning circuitry senses the boost rectifier's line currents and the 
system phase voltages, and scales them to lie in a range ± 10 V. The scaled voltage signals are 
then applied to the Analog to Digital (NO) converters onboard the ADC64 DSP card, for 
conversion into digital form for use by the on-board TMS320C32 DSP chip. The DSP uses the 
digital representation of the system currents and voltages to implement the user-defined ANN 
current controller. The required pulsewidth modulator inputs are calculated by the real-time 
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ANN current controller software, then outputted via the ADC64 cards 3x bus, to the PWM 
hardware which generates the boost rectifier switching signals according to the third-harmonic 
injection technique discussed in chapter 2, to achieve sinusoidal three-phase line currents, with 
a regulated DC link voltage. 
The following sections describe the hardware subsections in Fig. D. 1 in greater detail. The 
power circuit, consisting of the three-phase AC voltage supply, the IGBT boost rectifier and the 
electrical load is described, after which the control hardware and software is discussed. 
D.3 The Power Circuit 
The detailed design of the boost rectifier power circuit in Fig. D.l involves the selection of the 
AC and DC side reactive component sizes, and the selection of the power rating (or current and 
voltage ratings) of the power switches used for the design. These both depend on the maximum 
permissible PWM switching frequency, which in turn is determined by a number of other factors, 
such as the maximum permissible switching frequency that the IGBT's are capable of, the 
capabilities of the driver modules, the computational speed of the micro controller or DSP, and 
the physical layout of the boost rectifier power circuit and driver modules. In particular, the 
physical layout of the boost rectifier power circuit must be designed to ensure that stray 
inductances are minimised, in order to make possible the use of high PWM switching frequencies. 
Stray inductance is a severe problem, and can cause high frequency switching schemes that work 
well in theory, to fail in practice. 
Minimisation of the reactive energy storage units, such as the line inductors and DC link 
capacitor, require a detailed analysis of the system, using tools such as the Fourier Series. This 
is considered beyond the scope of this thesis. Rather, the reactive components are selected 
according to availability within the department. CASED simulations are performed to validate 
the use of the available energy storage components, to achieve the desired system response. 
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D.3.! The Insulated Gate Bipolar Transistor Boost Rectifier 
The boost rectifier power conversion system consists of three power modules, each comprising 
two Insulated Gate Bipolar Transistors (lGBT's), and two power diodes as shown in Fig. D.2. 
The IGBT possesses a number of beneficial characteristics that have made it a popular choice of 
power switch in low and medium power inverter and converter applications. The IGBT 
combines the high input gate impedance ofthe MOSFET, BIT like conduction characteristics and 
a number of other beneficial characteristics, which together result in the advantages such as 
simpler gate drive circuitry, easy device protection, snubberless operation, and the ability to be 
switched at high frequencies. 
6 7 • 5 4 I I I I 6 7 3 5 4 
3 [!] 
2 ~ 2 
1 [!] 
• 1 
Fig. D.2 IGBT power module 
The IGBT's are driven using commercially available IGBT driver modules [Semikronl]. Each 
SKID 21 driver module drives two IGBT's, and provides functions such as short circuit 
protection, galvanic isolation between the power circuit and the control electronics (pulse 
transformers), narrow pulse suppression, and switching dead-time generation with a minimum 
dead-time of2.7 Ilsec. The driver inputs are CMOS compatible, and they poses Schmitt trigger 
characteristics to suppress false trigger pulses:- turn-on and off pulses shorter than 0.5 Ilsec are 
not transmitted. The driver modules are also capable of switching frequencies up to 100 kHz, 
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which is beneficial when using PWM switching schemes. 
The IGBT boost rectifier with its associated driver modules are displayed in Fig. D.3 . 
Fig. D.3 IGBT boost rectifier and associated driver modules 
D.3.2 Electricalload 
The variable resistance load bank is realised as a series connection of three individual resistance 
units, each with a maximum DC voltage rating of250 V, and a resistance stepped range of 5 to 
80 Q, giving the resistor bank a maximum DC voltage rating of750 V assuming equal resistances 
in each unit. 
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D.3.3 Three-phase Supply 
A three-phase Variac is used to reduce the peak AC phase voltages, so as to reduce the peak DC 
link voltages, this allows a safety margin with respect to the resistor bank voltage rating. 
D.4 The Control Hardware 
This section describes the DSP based ANN current controller used for the control of the boost 
rectifier power circuit. Basically the control hardware consists of an ADC64 PCI bus DSP card, 
a PWM Hanning ISA bus card, an optical fibre interface between the controller and the boost 
rectifier driver circuitry, and signal sensing and conditioning circuitry. The boost rectifier a-b-c 
three-phase voltages and line currents are sensed and converted to voltages in the range ± 10 V. 
The ADC64 cards onboard ND's sample the voltage and current values from the conditioning 
circuit, and then utilises the values for real-time mains synchronisation process. Thereafter the 
PWM Hanning alpha/beta controlling voltages are updated via the ADC64's 3x bus expansion 
header, to achieve the desired system response. The controlling signals are then transferred to 
the boost rectifier driver circuitry via an optical fibre link, which is used to maintain isolation 
between the DSP based controller and boost rectifier power circuit. 
D.4.1 ADC64 Digital Signal Processing Card 
The ADC64 card is a complete data acquisition system, it offers a very high performance DSP-
based computing engine with determinant timing for fast data acquisition and control to 
complement the host platform. U sing the ADC64 card allows the host to be free from time-
critical events. The card can operate under windows and other operating systems where real-
time performance is an after-thought. General applications of the DSP card are: 
1) Data acquisition, 
2) Data analysis, 
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3) Intelligent digital control systems, 
4) Acoustic processing, and 
5) Co-processing for the PC. 
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Fig. D.S provides the board layout for the Innovative Integration PCI bus ADC64 DSP card. 
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Fig. D.S ADC64 PCI bus DSP card layout 
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TMS320C32 Processor Core and interrupts 
The TMS320C32 processor and peripherals represent the bulk of the onboard hardware 
implemented on the ADC64 DSP card. Fig. A.4 shows that the card is designed for a bank of 
128K x 32 SRAM, 64 channels of instrumentation grade 16-bit analog I/O, two 16-bit D/A 
channels, and 16 bits of bidirectional digital I/O. The ADC64 card also provides the option to 
generate interrupts to the onboard TMS320C32 processor from on- and off-board sources. The 
interrupt sources are user selectable via an onboard jumper header, as shown in Table D.I . 
Interrupt Source JPl7 
Input Setting 
EIO PCI write complete 1-2 
Ell PCI read composer 3-4 
EI2 AID interrupt 5-6 
EI3 PC interrupt to DSP 7-8 
Table D.I Interrupt source settings 
The TMS320C32 DSP default is to have edge sensitive interrupts, as they tend to be the easiest 
to work with, and typically eliminate the possibility of multiple interrupt triggers from ill-
conditioned interrupt sources. The various interrupt sources for the ADC64 card are as follows : 
I) EIO, Ell, E12, and EI3: These are the processor interrupt input pins. They can 
be used to signal an outside event requiring the ADC64's attention, to invoke 
either an interrupt routine or initiate a DMA transfer, 
2) PC_INT: This is an output from the host PC, 
3) PCI write complete: A write to the PCI FIFO has been transferred and FIFO is 
ready for new data, 
4) PCI read complete: The PCI FIFO is empty, no new data is available, and 
5) AID status: one of the AID's needs service or a D/A needs new data loaded. 
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Memory Map 
The ADC64's memory is mapped to three areas of functionality, based around the three external 
address decoding strobes: STRB 1, STRBO, and IOSTROBE. 
The STRB 1 space implements the fast external SRAM bank, from which the users software is run. 
STRBO is space used for the FLASH boot ROM on the ADC64 card. The IOSTROBE region 
is used to map all external onboard peripherals including the NO's, D/A's, digital I/O, and the 
bus interface features. Two user definable strobes, DECODESO and DECODES 1, are included 
in the IOSTROBE space and presented for external interface purposes on a 96-pin 3X BUS 
expansion header. This allows for relatively simple expansion of external hardware without need 
for additional decoding. 
Analog I/O 
The analog input section of the ADC64 card, features as many as 64 16-bit channels, each 
configured with a high input impedance instrumentation amplifier, to permit direct connection to 
sensors and signal sources. There are 8 NO's on the ADC64 card, which may be sampled 
simultaneously. The AID channels are instrumentation grade and have full calibration for 
accurate DC results, with an input range between ± 10 V. Fig. D.6 shows a simple block diagram 
of a single channel analog input system. 
TMS320 16-bit, 100kHz ~ ......--C32 AID Converter 
i 
Sample Trigger 
, Control (TImer or 
Software driven) 











The AID's are memory mapped read-only peripherals in the TMS320C32 IOSTROBE space, 
which are configured as pairs, and read back as 32-bit numbers. For the 64 channel cards, the 
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first channel is mapped to data bits Do ... Dl5, and the second channel to the upper half of the data 
bus as bits Dl6 ... D3l . Each NO device is provided with independent 6-pole anti-alias filters with 
offset adjustment. These filter circuits invert the incoming analog signal, thus correction must 
be made when interpreting the inputs to obtain the desired polarity. 
Each ND also has an independent programmable gain, the magnitude of which is selected by 
writing a number to the programmable gain amplifier. The ND' s are multiplexed either 8: I 
single-ended or 4: I differentially inputted, thus providing the ADC64 card with 64 or 32 ND 
inputs respectively. The analog values are inputted to the ADC64 card via the SCSI2 end 
connector [Ill]. 
Analog Output 
The ADC64 DSP card incorporates two independent 200 kHz, 16-bit instrumentation grade 
digital to analog converters, producing outputs between + 10 V and - la V. This allows signals 
to be passed from the ADC64 card to external oftboard peripherals for control or monitoring 
purposes. The DI A channels are amplified and filtered with high speed, low offset op-amps using 
an inverting topology. The DI A output value is outputted via the ADC64 cards SCSI2 end 
connector. 
The next section will describe the generation of PWM control signals for the control of a boost 
rectifier using the Hanning PBM 1/87 ASIC. A brief description will be provided for the design 
and implementation of the PWM Hanning card. 
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D.4.2 Hanning PWM Interface Card 
The Hanning-PBM is a slave peripheral used for the purpose of generating three-phase pulsewidth 
modulation signals, suitable for use in VSI AC drives and boost rectifier control applications. The 
PWM ASIC generates the entire PWM pulse pattern independently, thereby relieving the host 
processor from intensive processing and time critical calculations [HANNING 1]. The Hanning-
PBM implements the third-harmonic injection PWM scheme described in earlier chapters. The 
pulsewidth modulator provides a maximum PWM switching frequency of 20 kHz, and is 
configured to interface to either a 8- or 16-bit processor. 
Ua, Ub, 0, Toff, Tdead, Tmin, VORTL and Tstart are required as inputs to the pulsewidth modulator, 
for the purposes of the Boost rectifier Controller. Toff, T dead, and T min are used to determine the 
minimum PWM output pulse off-time, PWM pulse dead-time and the minimum PWM pulse on-
time respectively; VORTL and Tstart are used to set the PWM switching frequency. Ua, Ub, and 
o are used to calculate the modulating signal amplitude, U, and phase angle, <1>, as described 
previously. The PWM ASIC uses the input information, to control the boost rectifier based 
power conversion system, to achieve the desired response, while achieving sinusoidal line currents 
at a unity power factor. 
Bus Operating Modes 
The PWM module is software configurable to interface to either an 8- or 16-bit bidirectional bus 
(DBo ... DBls). In 8-bit mode the AO address bit controls the multiplexing of the lower 
(DBo ... DB7) and upper (DBs ... DBls) bytes of the data word, by toggling between 0 and 1 
respectively. Both bytes may be connected directly to the 8 data lines of the host processor, 
because when a byte is placed on the bus, the remaining byte is automatically placed in high 
impedance mode for the duration of that data transfer. Table D.2 summarises the host bus pin 
functions in the 8-bit mode. 
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IRD NJR ICE AO A1 
X X 1 X X high-Z, write disabled 
1 1 0 X X high-Z, write disabled 
0 1 0 0 0 OBO ... OB7=data byte,DBS ... DB15=high-Z 
0 1 0 1 0 OBO ... OB7=high-Z, OBS ... OB15=data byte 
0 1 0 0 1 OBO ... OB7=status byte, OBS ... OB15=high-Z 
0 1 0 1 1 OBO ... OB7=high-Z, OBS ... OB15=status byte 
1 0 0 0 0 write OBO ... OB7 to data register 
1 0 0 1 0 write OBS ... OB15 to data register 
1 0 0 0 1 write OBO ... OB7 to control register 
1 0 0 1 1 write OBS ... OB15 to control register 
0 0 0 X X not possible 
Table D .2 8-bit bus mode pin functions 
The 16-bit bus mode is selected when bit 7 of the status register (or BUS16 bit) is set high (1). 
Since the 8-bit bus is the default mode, address bit AO must be set to zero (0) in order to write 
to the BUS 16 bit. The AO address bit has no function in the 16-bit mode; the Al address bit is 
now used to distinguish between the control and data registers. During the 16-bit bus mode, all 
16 data bits, DBo ... DBIS, are written or read simultaneously. Table D.3 lists the bus pin 
functions for the 16-bit mode of operation. 
IRO f\NR ICE AO A1 
X X 1 X X hlgh-Z, write disabled 
1 1 0 X X high-Z, write disabled 
0 1 0 X 0 OBO ... OB15=data word 
0 1 0 X 1 OBO ... OB15=status word 
1 0 0 X 0 write 080 ... 0815 to data register 
1 0 0 X 1 write 080 ... 0815 to control register 
0 0 0 X X not possible 
Table D.3 16-bit bus mode pin functions 
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Internal Registers 
The PWM chip possesses two internal 16-bit registers, namely, the CONTROL register for 
configuring and controlling the chips functions, and the DATA register for writing and reading 
internal data values. The D AT A register can also be used to interface between the PWM module 
and an external processor. The CONTROL register bits have different functions when read or 
written. 
Processing of Data Words 
A number of data inputs are required by the PWM module for the generation of the PWM output 
pulses. Before writing a data value to the PWM module, the write address W ADO-W AD3 in the 
CONTROL register must be set to their desired values. Data may be written into the DATA 
register using one of two possible modes - the polled mode or interrupt mode. In the polled 
mode, the external processor updates the WAD bits of the CONTROL register, the flag bit, 
WRFLAG, of the CONTROL register is then polled to determine whether data values may be 
written to the PWM module. When the flag bit, WRFLAG, is set to zero (0), the data is written 
into the DATA register. The WRFLAG is then re-polled and the subsequent data values are 
written when the bit is equal to zero again. 
In order to read the PWM modules internal data, the read address bits RADO-l must first be set 
to the pre-defined values [HANNING 1], depending on the data value to be read. An internal 
read cycle is then initiated by the external processor, writing a '1' into the RDST ART bit of the 
CONTROL register. The RDFLAG bit is then polled until RDFLAG=O, at which point the data 
value may be read from the DATA register. 
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PWM Pulse Generation 
The PWM switching signal transition times are calculated separately in each switching half-period, 
from the PWM module inputs at the start of the switching half-period, and then transferred to the 
internal pulse generation unit at the start of the next switching half-period for the generation of 
the PWM output pulses. The duration of the switching period is Nscale* 1024 clock cycles, where 
Nscale is a whole number in the range 1 to 32. Nscale is determined from the lower S bits of the 








Pulse generation is enabled by setting the EIN bit in the CONTROL register, once all the internal 
data has been written to its respective registers. 
When the EIN bit is set, the first processing cycle begins, and the following events take place: 
A) The next half-period switching times are calculated, 
B) At the end of the half-period, the calculated switching times are transferred to the 
pulse generation unit, and the pulses are initialised, 
C) During the next half-period, at the instant of switching, the corresponding signals 
are set to 'I'. 
The PWM output pulse generation can be disabled by setting the EIN bit, in the CONTROL 
register, to '0'. 
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PWM Hanning ASIC circuit 
A computer based ISA bus PWM card is designed and constructed using the PWM ASIC, and 
is interfaced to the ADC64 DSP card via its 3x bus expansion header [W ALKERI]. The PWM 
chip is set to operate in 16-bit mode by hardwiring the AO address bit to zero. The PWM ASIC 
is interfaced to the DSP card by connecting the Do ... DIS data bus lines of the ADC64 card to the 
DBo ... DBIS PWM ASIC pins. The control inputs, AI,!RD, IWR, and ICE, are connected to 
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Fig. D. 7 PWM circuit diagram 
The board layout is shown in Fig. D.8. 
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The next section describes the optical intetface between the PWM Hanning card and the boost 
rectifier power driver circuitry. 
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D.4.3 Optical Fibre Interface Circuitry 
The drivers used to trigger rectifier power circuits are hampered by switching noise, due to the 
commutation ofthe power electronic components. Furthermore, the possibility always exists that 
a spike may be returned to the controller via the interface, thus an electrically uncoupled interface 
is required between the external control circuitry and the driver circuitry. This can be achieved 
by using optical fibre interfacing, which allows electrical isolation between the driver circuitry and 
the controller. The advantage of the fibre optic interface over other electrical decoupling systems 
is as follows: 
1) Insensitive to electromagnetic interference, 
2) No cross talk between lines, 
3) No arc formation at fibre ends or breaks, 
4) No ground loops, and 
5) Reduced weight and volume. 
The use of glass fibre optic is restricted due to their relatively high cost, but this disadvantage has 
been overcome by the introduction of Siemens plastic fibre optic. The plastic fibre optic is simple 
to use, and is competitively priced. Depending on the optical emitter power and the transmission 
rate, distances up to 100 metres can be covered [SIEMENS 1], with no loss of data. 
Plastic Fibre Optic Emitter diodes and Photo-diode Detectors 
The optical emitters and detectors are specially suited for the insertion of commercially available 
plastic fibres, due to two important constructional (Fig. D.9) features: 
1) The package surface incorporates a cylindrical hole, for insertion of the fibre, and 
2) an optical lens is placed at the bottom of the hole 
Previously the fibre had to be stripped before it could be inserted into the transmitter/receiver, but 
with the new package design, the fibre has the same outer diameter as the aperture in the 
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transmitter/receiver. Thus no special tools or accessories are required for the use of the plastic 
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Fig. D. 9 Cross section of an emitter diode 
The Siemens SFH250V receiver and SFH451 V emitter are used in the optical interface for this 
thesis. 
The optic fibre transmitters are mounted on the output stage of the PWM Hanning card, as shown 
in the layout in Fig. D.S. The physical layout of the optic receiver board is provided in Fig. D.lO 
below. 
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Fig. D.1 0 Optic receiver board 
D.4.4 Signal Sensing and Conditioning Hardware 
The system variables to be sensed for the boost rectifier control purposes are the boost rectifier 
line currents, isa, ish, and isc; the three-phase AC boost rectifier supply phase voltages, Usa, Usb, and 
Use, and the DC link voltage, Ude. The signals are sensed using LEM current and voltage 
transducers, and then scaled to ± 10 V before being applied to the ADC64 onboard NO analogue 
inputs. 
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Line currents 
The boost rectifier line currents are sensed using LEM LA 55-P current transducers, each LEM 
module provides an output current proportional to the current flowing through the conductor, 
passing through a hole in the middle of the device. The primary (high power) and secondary 
(electronic) circuits are galvanically isolated, thus isolating the control circuitry from the power 
circuit. The secondary current is transferred to the conditioning board (the signal is transferred 
as a current, because in this state it is less prone to noise), where it is passed through a burden 
resistor which converts it to an equivalent voltage signal. The LEM modules are rated to provide 
output currents of 50 mA for primary RMS currents of 50 A. The LEM module is supplied with 











Fig. D .11 Current sensing circuit diagram 
The voltage generated across the burden resistor is passed through a unity gain buffer, and then 
read by the AID analogue input onboard the ADC64 card. 
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Phase voltages and DC Link Voltage 
The system phase voltages and DC link voltage are sensed using a Hall Effect Device, better 
known as LEM voltage transducers, which provides galvanic isolation between the power circuit 
and the control electronics side of the system. Fig. D .12 shows the voltage sensing circuit used 
for a single phase; all the other voltage sensor circuits are configured in the same manner as this. 
+15 V 
10 kO LM351 
_~\I\I\f'..------l +HT M f--------,---'\JVI/'---.---l + 6 
+15V 
39 kO SWatt 
ToND input 
-15 V Phase LV 25-P 
Voltage or 
DC link + 
Voltage 
3300 15 nF 
~ J 
---- --1 -HT 
LEM module 
-15 V 
Fig. D. 12 Voltage sensing circuit 
The maximum primary current is 10 mA, thus a primary resistor is used to ensure that the nominal 
voltage to be measured corresponds to a primary current of 10 mA. (The voltage LEM 
transducer produces a current on the secondary which is proportional to the primary measured 
voltage. This current is transferred to the conditioning board where it is passed through a burden 
resistor, which converts it to an equivalent voltage signal, and then buffered before being read by 
the ND analogue input. Fig. D.13 displays the physical layout of the current and voltage sensing 
board, and the relevant conditioning circuitry. 
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Fig. D .B Current and voltage sensing and conditioning boards 
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